STA Engineer
4 days ago
Description : STA Engineer (Static Timing Analysis) VLSI
Location : Bangalore, India
Experience : 4 to 10 Years
Employment Type : Full-time / Permanent
About the Role :
We are seeking an experienced STA Engineer with a strong background in VLSI design and timing closure.
The ideal candidate will be responsible for performing static timing analysis, ensuring timing convergence, and collaborating closely with design and physical implementation teams to achieve sign-off quality results for complex SoCs and ASICs.
Key Responsibilities :
- Perform Static Timing Analysis (STA) at various design stages (pre-layout, post-layout, sign-off).
- Analyze and resolve timing violations across multiple modes and corners.
- Collaborate with Physical Design, RTL Design, and Synthesis teams to drive timing closure.
- Develop and maintain timing constraints using SDC (Synopsys Design Constraints).
- Work on Clock Tree Synthesis (CTS) and timing optimization for setup, hold, recovery, and removal checks.
- Perform timing correlation between different tools (synthesis vs place & route vs sign-off).
- Manage timing reports, ECOs, and sign-off activities using industry-standard EDA tools.
- Ensure design meets all timing, signal integrity, and power performance targets.
Required Skills & Qualifications :
- Strong expertise in STA using industry-standard tools like Synopsys PrimeTime, Tempus, or GoldTime.
- Solid understanding of ASIC design flow, physical design, and timing ECO processes.
- Proficiency in timing constraints (SDC) and timing exception handling.
- Experience with multi-mode, multi-corner (MMMC) analysis.
- Good understanding of clock tree design, on-chip variation (OCV), and parasitic extraction (SPEF, RSPF).
- Familiarity with scripting languages such as Tcl, Perl, or Python for automation.
- Knowledge of low power design techniques and timing closure for advanced technology nodes (7nm/5nm preferred).
- Strong analytical and debugging skills with attention to detail.
Good to Have :
- Exposure to Physical Design (P&R) tools such as ICC2, Innovus, or Fusion Compiler.
- Experience with Formal Verification, Logic Equivalence Check (LEC), or Power analysis.
- Familiarity with DFT and Clock Domain Crossing (CDC) concepts.
-
STA Engineer
1 week ago
Bengaluru, Karnataka, India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob Title:STA EngineerLocation:Banglaore/HyderabadEmployment Type:Full-timeIndustry:Semiconductors / VLSI / ASIC DesignJob Summary:We are looking for a skilled and motivatedSTA Engineerto join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs, targeting performance,...
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India HCL Technologies Full time ₹ 40,00,000 - ₹ 1,20,00,000 per yearSTA Engineer HCL Tech in Bangalore is seeking STA Engineers with a minimum of 2 years of experience. The selection process involves two virtual interview rounds. Candidates with any notice period are welcome to apply. Share your updated resume now.
-
STA Engineer
1 week ago
Bengaluru, Karnataka, India Proziod Analytics Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Description:We are seeking an experienced Static Timing Analysis (STA) Engineer to join our team. The ideal candidate will have strong expertise in STA setup, timing convergence, and sign-off processes across complex, multi-mode, multi-voltage domain designs. The role requires deep understanding of STA methodologies, timing validation, and...
-
STA Engineer
2 weeks ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 1,04,000 - ₹ 1,30,878 per yearCompany:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware...
-
STA methodology engineer
2 days ago
Bengaluru, Karnataka, India NXP Semiconductors Full time ₹ 12,00,000 - ₹ 36,00,000 per yearJob Title: STA Methodology EngineerTeam: CTO-DE-FDIP-Logic LibrariesLocation: BengaluruExperience Level: 10–12 YearsEmployment Type: Full-TimeRole Overview:We are seeking a highly skilled and experienced STA Methodology Engineer to join our CTO-DE-FDIP-Logic Libraries team. In this role, you will be responsible for benchmarking various logic libraries...
-
Staff STA Engineer
2 weeks ago
Bengaluru, Karnataka, India Qualcomm Full time ₹ 20,00,000 - ₹ 25,00,000 per year*Job Area:*Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware Engineer, you will plan, design, optimize,...
-
STA Engineer
1 week ago
Bengaluru, Karnataka, India Mirafra Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Description:STA setup, convergence, reviews and signoff for multi-mode, multi-voltage domain designs.Timing analysis, validation and debug across multiple PVT conditions using PT/Tempus.Run Primetime and/or Tempus for STA flow optimization and Spice to STA correlation.Evaluate multiple timing methodologies/tools on different designs and technology...
-
Sta Engineer
1 week ago
Bengaluru, Karnataka, India Mirafra Full time ₹ 12,00,000 - ₹ 36,00,000 per yearMirafra Technologies Hiring STA Engineers:STA/Synthesis :Experience in handling complex data path oriented Multi-million gate synthesis.Working Knowledge on Physical synthesis using tools like Genus, Fusion Compile.Experience in debugging for multi-clock domains hierarchical/flat timing analysisGood working knowledge in multi-power domain synthesis and...
-
Senior STA Engineer
5 days ago
Bengaluru, Karnataka, India NXP Semiconductors Full time ₹ 12,00,000 - ₹ 24,00,000 per yearSummary: The Digital Physical Design Engineer is responsible for a physical implementation of IP, Subsystem or IC design.Job qualification:Experience range: 4-7 yearsShould be good in Synthesis Flow setup and Synthesis flows. Should have worked on Genus flows.Should be good in STA flow setup and STA flows. Should have worked in Tempus flows. Should have...
-
Senior STA Engineer
2 days ago
Bengaluru, Karnataka, India NXP Semiconductors Full time ₹ 12,00,000 - ₹ 24,00,000 per yearJob Description ** Locations**Bangalore Time Type Full time Posted On Posted Today Job Requisition ID R Summary: The Digital Physical Design Engineer is responsible for a physical implementation of IP, Subsystem or IC design. Job Qualification:Experience range: 4-7 years Should be good in Synthesis Flow setup and Synthesis flows....