Low Power SoC Verification
5 days ago
Position Name - Low Power SoC Verification
Experienced in ASIC/SoC verification with 4+ years focusing on low-power design. Proficient in SV UVM, power-aware simulation, and tools like Synopsys, Cadence, and Mentor for power analysis. Skilled in low-power design techniques (e.g., clock gating, power gating, DVFS) and UPF/CPF-based verification. Familiar with scripting languages (Python, Perl, TCL) for automation and power optimization techniques. Knowledgeable in functional safety standards like ISO 26262 for automotive applications.
Experience
- 4+ years of experience in ASIC/SoC verification, with a focus on low-power design verification.
- Solid Experience on SV UVM
- Hands-on experience with power-aware simulation and verification tools.
- Familiarity with low-power design techniques, such as clock gating, power gating, and dynamic voltage/frequency scaling (DVFS).
- Proficiency in low-power UPF/CPF-based verification
- Familiarity with EDA tools for power analysis and verification (e.g., Synopsys, Cadence, Mentor).
Preferred Qualifications
- Experience with scripting languages like Python, Perl, or TCL for automation.
- Knowledge of power estimation and optimization techniques.
- Familiarity with functional safety standards (e.g., ISO 26262 for automotive applications)
Skills: tcl,asic/soc verification,power estimation,cadence,dynamic voltage/frequency scaling (dvfs),python,power gating,upf/cpf,eda,sv uvm,iso 26262,power-aware simulation,perl,asic/soc,clock gating,mentor,optimization techniques,low-power design,synopsys,upf/cpf-based verification,scripting languages,performance analysis
-
SOC Physical design_Rakesh_Capgemini
2 weeks ago
Pune, Maharashtra, India Coders Brain Technology Full time ₹ 1,00,00,000 - ₹ 2,00,00,000 per yearLocation : Bangalore SOC Physical design : 4 – 15 years Location: Bangalore Skills: Soc level floorplanning, partitioning, timing budget generations, power planning, SOC PnR, CTS, block integration Handling timing closure of high frequency blocks. Expertise in signoff closure – Timing with SI and OCV, Power, IR and physical verification at both...
-
Sr Design Verification Engineer
7 days ago
Pune, Maharashtra, India Lattice Semiconductor Full time ₹ 8,00,000 - ₹ 12,00,000 per yearLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
Design Verification
1 week ago
Pune, Maharashtra, India Talent Worx Full time ₹ 10,00,000 - ₹ 25,00,000 per yearThe position involves designing, developing and deploying UVM based Testbenches for multi-core, multi-threaded processor subsystems with emphasis on verifying and signing off performance and power along with functionality. The candidate should have worked on architecture of chip-level testbenches and verification of SoCs and chipsets with ARM Cortex and...
-
Synthesis/STA_Rakesh_Capgemini
2 weeks ago
Pune, Maharashtra, India Coders Brain Technology Full time ₹ 1,00,00,000 - ₹ 2,00,00,000 per yearSTA (Static timing analysis) Engineers: 4 – 15 years Location:bangalore Skills: Experience in Synthesis of complex SoCs block/ top level and writing timing constraints. Experience in formal verification RTL to netlist – to- netlist with DFT constraints. Experience in post-layout STA closure and timing ECOs. Worked in technology nodes 45 nm and...
-
Formal Verification Engineer
1 week ago
Pune, Maharashtra, India Iravan Full time ₹ 9,00,000 - ₹ 12,00,000 per yearAbout IravanIravan Technologies, headquartered in Pune, is a semiconductor design services company specializing in Mixed-Signal, Digital, and Formal Verification. We partner with leading companies across Storage, Networking, Aerospace, Automotive, Defense, and other critical industries to deliver advanced semiconductor solutions.Designation: Formal...
-
Design Verification Engineer
5 days ago
Pune, Maharashtra, India Org Linked Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Title: Design Verification EngineerLocation: Pune / BangaloreExperience: 5+ YearsRole Overview:We are seeking an experienced Design Verification Engineer with a strong background in MAC, Bluetooth, Wi-Fi, and SystemVerilog to join our team. The ideal candidate should have proven expertise in verification methodologies and hands-on experience in wireless...
-
Design verification Engineer
4 days ago
Pune, Maharashtra, India Org Linked Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Title: Design Verification EngineerLocation:Pune / BangaloreExperience:5+ YearsRole Overview:We are seeking an experiencedDesign Verification Engineerwith a strong background inMAC, Bluetooth, Wi-Fi, andSystemVerilogto join our team. The ideal candidate should have proven expertise in verification methodologies and hands-on experience in wireless...
-
Low Code No Code
2 weeks ago
Pune, Maharashtra, India TCP Corps Full time ₹ 5,00,000 - ₹ 15,00,000 per yearJob Title: Low Code No Code - Application Developer About role The Low Code No Code - Application Developer would be working for Legal Application Development & Sustaining work within our organization. There will be 2 main Low Code No Code Development platforms i.e ONIT and Power Apps where we are expecting the candidate to work for developing solutions...
-
Staff SoC RTL Designer
2 weeks ago
Pune, Maharashtra, India Lattice Semiconductor Full time ₹ 20,00,000 - ₹ 25,00,000 per yearLattice OverviewThere is energy here…energy you can feel crackling at any of our international locations. It's an energy generated by enthusiasm for our work, for our teams, for our results, and for our customers. Lattice is a worldwide community of engineers, designers, and manufacturing operations specialists in partnership with world-class sales,...
-
ASIC RTL Engineer
7 days ago
Pune, Maharashtra, India Talent Worx Full time ₹ 15,00,000 - ₹ 25,00,000 per yearRTL, Coding, Design, IP Design, SOC Development, Lint, CDC , Micro Architecture - MandatoryPCIe/DDR/Ethernet - Any OneI2C,UART/SPI - Any OneSpyglass Lint/CDC / Synopsys DC / Verdi/Xcellium - Any OneScripting languages like Make flow, Perl ,shell, python - Any OneASIC RTL EngineerExpertise in SoC subsystem/IP designExpertise in IP design,...