Asic - Fpga Design and Verification
7 days ago
**Basic Qualifications (Required Skills/Experience)**:
- Bachelor, Master or Doctorate of Science degree from an accredited course of study, in engineering, computer science, mathematics, physics or chemistry
- 8 or more years' of experience in Digital ASIC design and verification.
- Work experience using VHDL, Verliog or SystemVerilog.
**Preferred Qualifications (Desired Skills/Experience)**:
- Bachelor's degree and 8 or more years' experience in digital ASIC/FPGA design and verification, Master's degree with 6 or more years' experience in digital design/verification, or PhD degree with relevant years of experience in digital design/verification.
- design of RTL code from requirements, reporting status to program management.
- Experience working other engineering teams (e.g. board designers, system engineers, requirement engineers, reliability engineers, engineers), to ensure the ASIC/FPGA functions safely and reliably when deployed by assisting in Worst Case Circuit Analysis, IO timing, IO type selection, life analysis, software con-ops, MTBF analysis, etc.
- Experience creating and improving department process guidelines and procedures (e.g. engineering standards, checklists, process flows, etc.).
- Experience evaluating and recommending technology that is new to the organization.
- Experience leading development of architectural approaches from customer and system requirements.
- Experience designing digital ASIC/FPGA architectural design documents (micro-architecture documents with timing diagrams, detailed design blocks, etc.).
- Experience deriving digital ASIC/FPGA requirements specification from higher-level (system or board-level) requirements specifications.
- Experience identifying, tracking, and providing status of technical performance metrics to measure progress and ensure compliance with requirements.
- Experience in developing complex and high data rate designs.
- Experience performing RTL synthesis.
- Experience performing clock cross domain analysis (CDC).
- Work experience performing Static Timing Analysis and correcting timing violations.
- Work experience writing Universal Verification Methodology (UVM) sequences and virtual sequences.
- Work experience using Linux or Unix terminal commands.
**o Experience using scripting languages**: Make, Perl, Python, shell scripts, etc.
**o Experience using Revision Control Systems**: Subversion (SVN), CVS, Git.
- Work experience simulating a digital design using SystemVerilog Assertions.
**o Work experience using Object Oriented Programming concepts**: Inheritance, Polymorphism, etc.
- Work experience using Universal Verification Methodology (UVM): Experience creating drivers, monitors, predictors, and scoreboards.
- Experience on Digital interfaces such as LDVS, Spacewire, Fiber Channel, RS422, MIL1553, SRIO, Audio Video Interfaces, Ethernet, PCIe Gen3 and above.
- Work experience creating a self-checking simulation testbench from scratch.
- Experience mentoring junior engineers.
- Experience in establishing and rigorously implementing processes such as DO254, MIL-STD-882E an MIL-HDBK-516 or equivalent industry standards for commercial platforms
**Typical Education & Experience**:
Education/experience typically acquired through advanced education (e.g. Bachelor) and typically 8-10 years of related work experience or an equivalent combination of education and experience (e.g. Master 6+ years' related work experience, etc.).
-
Bengaluru, Karnataka, India MAXVY Technologies Pvt Ltd Full time ₹ 15,00,000 - ₹ 25,00,000 per yearRole Overview: You will be responsible for leading Emulation & FPGA prototyping and verification for complex SoCs/ASICs. This role will involve RTL/testbench development, lab bring-up, debugging, and close collaboration with design, software, and verification teams to ensure robust pre-silicon validation and hardware-software integration. Key...
-
fpga /asic verification team lead
2 weeks ago
Bengaluru, Karnataka, India Zeero Full time ₹ 20,00,000 - ₹ 25,00,000 per yearSummary:We are seeking an experienced and motivatedFPGA Verification Team Lead to join our hardware engineering team. In this role, you will plan and build a UVM SV environment and lead a team of verification engineers responsible for ensuring the functional verification of a full FPGA design.Duties and Responsibilities:Lead and mentor FPGA verification...
-
Senior RTL Design Engineer DSP/ASIC/FPGA
2 weeks ago
Bengaluru, Karnataka, India Talenton Technology Services Full time ₹ 20,00,000 - ₹ 25,00,000 per yearSenior RTL Design Engineer DSP / ASIC / FPGAExperience: 10 to 15 yearsLocation: Bangalore (On-site)Employment Type: Full-time / PermanentAbout the RoleWe are seeking a highly skilled Senior RTL Design Engineer to join our digital design team. The selected candidate will be responsible for the RTL design and development of signal processing pipelines for...
-
ASIC Verification Engineer
1 week ago
Bengaluru, Karnataka, India FiniteHR Consulting Full time ₹ 8,00,000 - ₹ 12,00,000 per yearCompany Description Client of FiniteHR Consulting Pvt Ltd Job Description Our client SeviTech Systems is looking for an ASIC Verification Engineer / Senior Engineer Job Designation: FPGA RTL Design Engineer.Job Location: BangaloreJob Type: Permanent About our Client: SeviTech is an ASIC design company specializing in ASIC/SOC & FPGA services and...
-
ASIC SOC RTL Design
7 days ago
Bengaluru, India Eximietas Design Full timeHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.Hiring: Senior ASIC SOC RTL Design Engineers.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in...
-
ASIC SOC RTL Design
6 days ago
Bengaluru, India Eximietas Design Full timeHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.Hiring: Senior ASIC SOC RTL Design Engineers.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in...
-
ASIC SOC RTL Design
6 days ago
Bengaluru, India Eximietas Design Full timeHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.Hiring: Senior ASIC SOC RTL Design Engineers.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in...
-
ASIC SOC RTL Design
1 day ago
Bengaluru, India Eximietas Design Full timeHi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.Hiring: Senior ASIC SOC RTL Design Engineers.Experience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in...
-
ASIC SOC RTL Design Lead
4 weeks ago
Bengaluru, India Eximietas Design Full timeHi All, Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains. We are Hiring: ASIC SOC RTL Design Leads/Architect. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or...
-
ASIC SOC RTL Design
6 days ago
Bengaluru, India Eximietas Design Full timeHi All, Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains. Hiring: Senior ASIC SOC RTL Design Engineers. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in...
