Physical Design with Sta

2 weeks ago


Bengaluru Karnataka, India GLOBALFOUNDRIES Full time

**Title**:Physical Design with STA**

**About GlobalFoundries**

**Job Summary**

The individual will reports into the Design Methodology group and will be part of a team that is responsible for the creation of Design Methodology solutions for a wide variety of Technology nodes. Your role is focused on the development of Digital design enablement collateral to help GLOBALFOUNDRIES customers adopt the most advanced silicon technologies (12/14/22/28/40/55).

**Specific Responsibilities**
- RTL2GDS flow creation and qualification for Synthesis, Place and Route, Extraction, Timing and Physical Verification
- Will be closely collaborating with EDA vendors and PDK to define, implement, customize, and qualify digital design flows
- Uses TCL, Python, Pandas and Google APIs to create automation for flow regressions, to collect and compare flow errors, warnings and key design metrics to ensure good quality PDK release and released flow backward compatibility to PDK
- Use reference flows to perform cross tool and PDK PPA benchmarking
- Define and generate design testcases to target and measure specific aspects of GLOBALFOUNDRIES PDK and technology changes
- Work independently in an international team, to drive project definition, execution, and delivery

Perform all activities and responsibilities in safe and responsible manner and support all Environmental, Health, Safety, Security requirements and programs

**Required Qualifications**
- Very good understanding of process technology, digital design, and digital implementation and analysis EDA tools and flows.
- Deep hands-on experience with digital implementation tools and flows (i.e. Synopsys ICC/ICC2, Cadence EDI/INNOVUS, or Mentor OlympusSoC) including RTL synthesis, Place and Route, parasitic extraction and static timing (Synopsys or Cadence) and physical verification (Mentor, Synopsys, or Cadence) using advanced technologies like 12/14/28 technologies
- Strong EDA tool scripting using TCL, Make and proficiency in Python programming language, data structures, functions and OOPs
- Strong communication skills within a global team and the ability to define and execute projects independently
- Bachelors/Masters degree in electrical or computer engineering fields with required 6+ years of relevant work experience

Preferred Qualifications
- Low power design techniques and UPF (IEEE 1801)
- Understand liberty (.lib) formats (NLDM, CCS, ECSM, AOCV/POCV/LVF)
- Hands-on experience using version control software like Perforce.
- Java, SQL are also preferred.

GlobalFoundries is an equal opportunity employer, cultivating a diverse and inclusive workforce. We believe having a multicultural workplace enhances productivity, efficiency and innovation whilst our employees feel truly respected, valued and heard.

As an affirmative employer, all qualified applicants are considered for employment regardless of age, ethnicity, marital status, citizenship, race, religion, political affiliation, gender, sexual orientation and medical and/or physical abilities.


  • STA Engineer

    2 weeks ago


    Bengaluru, Karnataka, India Eximietas Design Full time US$ 1,50,000 - US$ 2,00,000 per year

    We are seeking an exceptional STA Engineer to take a key role in our semiconductor designteam. As STA Engineer you will get opportunity to work with talented and passionate STAengineers and create designs that push the envelope on performance, energy efficiency andscalability. you will lead the STA for cutting-edge high speed and complex large ASIC. Youwill...

  • Lead STA

    5 days ago


    Bengaluru, India Cadence System Design and Analysis Full time

    BE /BtechEXp- 5- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...

  • Lead STA

    4 days ago


    Bengaluru, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area...

  • Lead STA

    4 weeks ago


    Bengaluru, Karnataka, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area...


  • Bengaluru, Karnataka, India beBeeDesignEngineer Full time ₹ 1,50,00,000 - ₹ 2,00,00,000

    Job Title: STA Physical Design EngineersL&T Technology is hiring experienced engineers to work on Physical Design and Timing Closure projects.Experience with high frequency timing, congestion, and area sensitive designs.Ability to work closely with FE teams for constraints development and cleanup.Knowledge of advanced timing closure techniques and...

  • Physical Design

    2 weeks ago


    Bengaluru, Karnataka, India Cientra Techsolution Full time

    PHYSICAL DESIGN: 3 TO 10 YEARS - 3+ years of experience in Physical Design for 14nm or less technology - Responsible for block level STA/timing closure / PNR. - Well versed with Synopsys Prime Time or Cadence Tempus or equivalent timing closure tool - Good communication skills English

  • Lead STA

    4 days ago


    Bengaluru, India Cadence System Design and Analysis Full time

    BE /BtechEXp- 5- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...

  • Lead STA

    4 days ago


    Bengaluru, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area...

  • Lead STA

    2 days ago


    Bengaluru, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 5- 12 Yrs Work on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area...


  • Bengaluru, India Cadence System Design and Analysis Full time

    BE /BtechEXp- 7- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...