Asic Physical Design Engr, Staff

2 weeks ago


Hyderabad, India Synopsys Full time

39316BR
- INDIA - Hyderabad

**Job Description and Requirements**

**Responsibilities**:
Has a solid desire to learn and explore new technologies. Demonstrates good exploration and problem-solving skills. Prior knowledge and experience in tools like DC, ICC2, PT-SI, Prime Power, RedHawk is a definite advantage.

Should be a proven team player, excellent communicator as the role involves daily technical interaction with local, US counter parts. This position will be part of SNPS DDR/HBM/HBI IP implementation team and responsible for the implementation and power signoff of world class DDRs at the cutting edge technology nodes. Timing closure above ~2GHz, mixed signal had macro IP integration, Building the efficient clock trees with very tight skew balancing are some of the challenges as part of day-to-day job. Prior working knowledge in the DDR power signoff would be an added advantage. Should be very hands-on and able to technically manage a team of 4-6 junior engineers towards successful completion of project on-time and with top quality.

Possesses a full understanding of specialization area (Power signoff) plus working knowledge of multiple related areas. Autonomously resolves a wide range of issues in creative ways on a regular basis. Customarily exercises autonomous judgment in selecting methods and techniques to obtain solutions. Performs in project leadership role. Contributes to complex aspects of a project. Establishes and develops approach to solutions. Work is autonomous and collaborative in nature. Provides regular updates to manager on project status. Represents the organization on business unit and/or company-wide projects. Guides more junior peers with aspects of their job. Frequently networks with senior internal and external personnel in own area of expertise.

Establishes architecture design, logic design, and system simulation. Defines module interfaces/formats for simulation. Contributes to the development of multidimensional designs involving the layout of complex integrated circuits. Evaluates all aspects of the process flow from high-level design to synthesis, place and route, and timing and power use. Examines equipment to establish operation data, conducts experimental tests, and evaluates results. May also review vendor capability to support development.

**Requirements**:
Typically requires a minimum of 9+ years of related experience. At this level, post-graduate coursework or knowledge base equivalent may be desirable. Having wide-ranging experience, uses professional concepts and company priorities to autonomously resolve complex issues in creative and effective ways. Understands customer wants and needs. Customarily exercises a high level of autonomous judgment and interpretation in selecting methods, techniques and evaluation criteria to obtain results. Frequently performs in project leadership role. Drives programs and business initiatives. Establishes methods and procedures on new assignments and projects. Offers new solutions or direction and is able to encourage and motivate others to support new solution or direction. May advise senior management on specialized technical or business issues. May coordinate activities of other personnel as a team lead. Represents the organization as the ideal contact on business unit and/or company-wide projects. Interacts with management and senior external personnel on matters requiring coordination across internal groups. Networks with key contacts outside own area of expertise.

At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If you share our passion for innovation, we want to meet you.

**Stay Connected**:Join our Talent Community
- Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability._

**Job Category**
- Engineering

**Country**
- India

**Job Subcategory**
- ASIC Physical Design

**Hire Type**
- Employee



  • Hyderabad, India Synopsys Full time

    45701BR - INDIA - Hyderabad **Job Description and Requirements** **ASIC Physical Design Engr, II** **Job Description and Requirements** **Responsibilities**: - Oversees definition, design, verification, and documentation for ASIC development. Establishes architecture design, logic design, and system simulation. Defines module interfaces/formats for...


  • Hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, India MosChip® Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, Telangana, India MosChip® Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...