Senior asic rtl soc design lead

2 months ago


Bangalore, India Wipro Full time

About the Company: Hi All, Greetings from Wipro... We are Hiring Senior ASIC/So C RTL Leads/Managers with ~5-20 years of experience to join our Wipro team About the Role: Expertise in So C subsystem/IP design Expertise in IP design, Subsystem/Cluster and So C level integration using Verilog/System Verilog In depth knowledge on RTL quality checks (Lint, CDC) Knowledge of synthesis and low power is a plus Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB) Good understanding of timing concepts Knowledge of one or more of the interface protocols: PCIe DDR Ethernet I2 C, UART, SPI Expertise in setting up and using tools like Spyglass Lint/CDC Synopsys DC Verdi/Xcellium Understanding of scripting languages like Make flow, Perl ,shell, python etc Understanding of processor architecture and/or ARM debug architecture is a plus Able to help and debug issues for multiple subsystems Able to create/review design documents for multiple subsystems Able to support physical design, verification, DFT and SW teams on design queries and reviews Wipro has multiple locations available for this position, including Bangalore, Chennai, Hyderabad, Kochi, Pune, Noida, Ahmedabad, and more.


  • ASIC SOC RTL Design

    1 month ago


    bangalore, India Wipro Full time

    Wipro Hiring Senior ASIC/SoC RTL Lead/Manager with 4-18 Yrs of Experience!ℹ️ About the Role:- Require expertise in SoC subsystem/IP design- Must have in-depth knowledge of RTL quality checks (Lint, CDC)- Good understanding of AMBA bus protocols is essential- Knowledge in interface protocols like PCIe, DDR, Ethernet, and more is a plus- Proficiency in...

  • ASIC SOC RTL Design

    2 months ago


    Bangalore, India Wipro Full time

    Wipro Hiring Senior ASIC/SoC RTL Lead/Manager with 4-18 Yrs of Experience! ℹ️ About the Role: - Require expertise in SoC subsystem/IP design - Must have in-depth knowledge of RTL quality checks (Lint, CDC)- Good understanding of AMBA bus protocols is essential - Knowledge in interface protocols like PCIe, DDR, Ethernet, and more is a plus - Proficiency...

  • ASIC SOC RTL Design

    1 month ago


    bangalore, India Wipro Full time

    Wipro Hiring Senior ASIC/SoC RTL Lead/Manager with 4-18 Yrs of Experience!ℹ️ About the Role:- Require expertise in SoC subsystem/IP design- Must have in-depth knowledge of RTL quality checks (Lint, CDC)- Good understanding of AMBA bus protocols is essential- Knowledge in interface protocols like PCIe, DDR, Ethernet, and more is a plus- Proficiency in...

  • ASIC SOC RTL Design

    2 months ago


    bangalore, India Wipro Full time

    Wipro Hiring Senior ASIC/SoC RTL Lead/Manager with 4-18 Yrs of Experience! ℹ️ About the Role: - Require expertise in SoC subsystem/IP design - Must have in-depth knowledge of RTL quality checks (Lint, CDC) - Good understanding of AMBA bus protocols is essential - Knowledge in interface protocols like PCIe, DDR, Ethernet, and more is a plus - Proficiency...


  • bangalore, India Wipro Full time

    About the Company:Hi All,Greetings from Wipro...!We are Hiring Senior ASIC/SoC RTL Leads/Managers with ~5-20 years of experience to join our Wipro team!About the Role:Expertise in SoC subsystem/IP designExpertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System VerilogIn depth knowledge on RTL quality checks (Lint, CDC)Knowledge...


  • Bangalore, India Wipro Full time

    About the Company: Hi All, Greetings from Wipro...! We are Hiring Senior ASIC/SoC RTL Leads/Managers with ~5-20 years of experience to join our Wipro team! About the Role: Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks (Lint,...


  • bangalore, India Wipro Full time

    About the Company: Hi All, Greetings from Wipro...! We are Hiring Senior ASIC/SoC RTL Leads/Managers with ~5-20 years of experience to join our Wipro team! About the Role: Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks (Lint,...


  • Bangalore City, India Wipro Full time

    About the Company:Hi All,Greetings from Wipro...!We are Hiring Senior ASIC/SoC RTL Leads/Managers with ~5-20 years of experience to join our Wipro team!About the Role:Expertise in SoC subsystem/IP designExpertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System VerilogIn depth knowledge on RTL quality checks (Lint, CDC)Knowledge...


  • bangalore, India Wipro Full time

    About the Company: Hi All, Greetings from Wipro...! We are Hiring Senior ASIC/SoC RTL Leads/Managers with ~5-20 years of experience to join our Wipro team! About the Role: Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks (Lint, CDC)...


  • bangalore, India Wipro Full time

    About the Company:Hi All,Greetings from Wipro...!We are Hiring Senior ASIC/SoC RTL Leads/Managers with ~5-20 years of experience to join our Wipro team!About the Role:Expertise in SoC subsystem/IP designExpertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System VerilogIn depth knowledge on RTL quality checks (Lint, CDC)Knowledge...

  • ASIC RTL design

    1 day ago


    Bangalore, India Wipro Full time

    Seeking a skilled RTL Design Lead/Manager (ASIC) : - 6-28 years experience in VLSI RTL IP/Subsystem design - Expertise in SoC Clock, Power IP/Subsystem, BUS/Subsystem, and more . Profound grasp of Digital design principles, especially AMBA SoC BUS protocols like APB, AXI, and AHB. . Crafting micro-architecture and detailed design docs for SoC...

  • Asic soc rtl design

    2 months ago


    Bangalore, India Wipro Full time

    Wipro Hiring Senior ASIC/So C RTL Lead/Manager with 4-18 Yrs of Experience! ℹ️ About the Role: - Require expertise in So C subsystem/IP design - Must have in-depth knowledge of RTL quality checks (Lint, CDC)- Good understanding of AMBA bus protocols is essential - Knowledge in interface protocols like PCIe, DDR, Ethernet, and more is a plus - Proficiency...

  • Asic rtl design

    18 hours ago


    Bangalore, India Wipro Full time

    Seeking a skilled RTL Design Lead/Manager (ASIC) : - 6-28 years experience in VLSI RTL IP/Subsystem design - Expertise in So C Clock, Power IP/Subsystem, BUS/Subsystem, and more . Profound grasp of Digital design principles, especially AMBA So C BUS protocols like APB, AXI, and AHB. . Crafting micro-architecture and detailed design docs for So C...

  • Asic soc rtl design

    1 month ago


    Bangalore City, India Wipro Full time

    Wipro Hiring Senior ASIC/So C RTL Lead/Manager with 4-18 Yrs of Experience!ℹ️ About the Role:- Require expertise in So C subsystem/IP design- Must have in-depth knowledge of RTL quality checks (Lint, CDC)- Good understanding of AMBA bus protocols is essential- Knowledge in interface protocols like PCIe, DDR, Ethernet, and more is a plus- Proficiency in...

  • ASIC RTL Engineer

    1 month ago


    bangalore, India Wipro Full time

    Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols) Exp 4-15yrs Location :Bengaluru, Hyderabad, Pune, Noida, Kochi 1) Expertise in SoC subsystem/IP design 2) Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog 3) In depth knowledge on RTL quality checks (Lint,...


  • bangalore, India Wipro Full time

    Seeking a skilled RTL Design Lead/Manager (ASIC) :- 6-28 years experience in VLSI RTL IP/Subsystem design- Expertise in SoC Clock, Power IP/Subsystem, BUS/Subsystem, and moreProfound grasp of Digital design principles, especially AMBA SoC BUS protocols like APB, AXI, and AHB.Crafting micro-architecture and detailed design docs for SoC Subsystem, focusing...

  • Asic rtl engineer

    1 month ago


    Bangalore, India LeadSoc Technologies Pvt Ltd Full time

    Are you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you! Lead Soc Technologies is hiring for ASIC RTL Professionals! Experience: 4 years to 8 years Location: Bangalore Notice Period: Immediate to 30 days Mode of work: Hybrid Client : ODC RTL...


  • bangalore, India Wipro Full time

    Seeking a skilled RTL Design Lead/Manager (ASIC)🌟𝗝𝗼𝗯 𝗗𝗲𝘀𝗰𝗿𝗶𝗽𝘁𝗶𝗼𝗻:- 6-28 years experience in VLSI RTL IP/Subsystem design- Expertise in SoC Clock, Power IP/Subsystem, BUS/Subsystem, and more𝟏. Profound grasp of Digital design principles, especially AMBA SoC BUS protocols like APB, AXI, and AHB.𝟐. Crafting...


  • Bangalore, India MosChip® Full time

    Hello Everyone! MosChip is seeking an ASIC RTL Design Engineer for positions in Bangalore and Hyderabad. Please review the required skills below and let us know if you are interested in this opportunity. company overview MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP,...

  • ASIC RTL Engineer

    1 month ago


    bangalore, India Wipro Full time

    Senior ASIC/SoC RTL Engineer/Lead (IP RTL design targeted for SOC, Static checks, some basic protocols)Exp 4-15yrsLocation :Bengaluru, Hyderabad, Pune, Noida, Kochi1) Expertise in SoC subsystem/IP design2) Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog3) In depth knowledge on RTL quality checks (Lint, CDC)4)...