ASIC Design Verification
2 weeks ago
Job Description DV Positions:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verificationDevelop functional tests based on verification test planDrive Design Verification to closure based on defined verification metrics on test plan, functional and code coverageDebug, root-cause and resolve functional failures in the design, partnering with the Design teamQualifications and Skills for DV Positions:Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologiesExperience in development of UVM based verification environments from scratchExperience in architecting and implementing Design Verification infrastructure and executing the full verification cycleExperience with verification of ARM/RISC-V based CPU sub-stems or SoCsExperience with IP or integration verification along with expertise of protocols like AMBA, PCIe, DDR, USB, EthernetExperience in E tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environmentsExperience with revision control stems like Mercurial(Hg), Git or SVN
-
Sr technical recruiter- asic
3 weeks ago
Bengaluru, India Prodapt ASIC Services Full timeProdapt is a global technology company and the largest specialized player in the Connectedness industry. As an AI-first strategic partner, Prodapt provides consulting, business transformation, and managed services to top telecom and tech enterprises. Prodapt’s ASIC Services is a leading provider of So C ASIC/FPGA and Embedded Software services. We offer...
-
ASIC Design Verification Engineer
2 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification Engineer Experience: 4+ Years Responsibilities: - You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. - Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) - Define, architect, code, and...
-
ASIC Design Verification Engineer
3 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification EngineerExperience: 4+ YearsResponsibilities:- You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites.- Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%)- Define, architect, code, and deliver...
-
ASIC Design Verification Engineer
3 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification Engineer Experience: 4+ Years Responsibilities: You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) Define, architect, code, and deliver...
-
ASIC Design Verification Engineer
2 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification Engineer Experience: 4+ Years Responsibilities: You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) Define, architect, code, and deliver...
-
ASIC Design Verification Engineer
2 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification Engineer Experience: 4+ Years Responsibilities: You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites. Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%) Define, architect, code, and deliver...
-
ASIC Design Verification Engineer
2 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification Engineer Experience: 4+ Years Responsibilities:You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites.Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%)Define, architect, code, and deliver...
-
ASIC Design Verification Engineer
3 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification EngineerExperience: 4+ YearsResponsibilities:You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites.Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%)Define, architect, code, and deliver...
-
ASIC Design Verification Engineer
2 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification Engineer Experience: 4+ Years Responsibilities:You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites.Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%)Define, architect, code, and deliver...
-
ASIC Design Verification Engineer
2 weeks ago
Bengaluru, India HPE Aruba Networking Full timeASIC Verification Engineer Experience: 4+ Years Responsibilities:You will be exposed to the latest verification methodologies like UVM and enable complex feature verification suites.Architect and Develop block level verification environments for sub-system and fullchip using System Verilog and UVM methodology. (30%)Define, architect, code, and deliver...
