ADROITEC SYSTEMS PVT LTD | Memory Layout Engineer | bangalore

1 month ago


bangalore, India ADROITEC SYSTEMS PVT LTD Full time

Role: Layout Design of SRAM/CAM/RF custom/compiler memories in 5FF/3FF technologies.


Responsibilities:

  • Development of key building blocks of memory architecture such as Row Decoder, IO, Control.
  • Skilled in pitched layout concepts, floor planning for Placement, Power and Global Routing. Knowledge of EM/IR requirements.
  • level integration, final verification of Compiler/Custom memories.  
  • Should possess good knowledge on CMOS fabrication process, foundries and challenges in latest technology nodes.


Skills : 

  • Well experienced in using industry standard EDA tools like Cadence Virtuoso, Mentor Graphics Caliber etc.
  • Good problem solving and logical reasoning skills.
  • Good communication skills required. 


Experience: Above 3 to 7 years


Location:  Bangalore


Interested candidates share their resumes to below mentioned mail id:



  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    Role: Layout Design of SRAM/CAM/RF custom/compiler memories in 5FF/3FF technologies.Responsibilities: Development of key building blocks of memory architecture such as Row Decoder, IO, Control. Skilled in pitched layout concepts, floor planning for Placement, Power and Global Routing. Knowledge of EM/IR requirements. level integration, final verification of...


  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    PNR Lead EngineersWork Location: Bangalore and HyderabadExperience: 3 Years to 8 YearsTechnical Skills:Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring,package support, multi voltage designDeep understanding of the concepts related to synthesis, place & route, CTS, timing convergence,IR/EM checks and signoff...


  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    About the job DFT LeadExperience: 8 Years to 10 YearsLocation – Bangalore and HyderabadJob Description-The candidate is expected to have clear understanding of MBIST, SCAN, ATPG and Simulationconcepts.Candidate must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation andsimulations, MBIST simulations using industry standard tools of...


  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    PNR Lead Engineers Work Location : Bangalore and Hyderabad Experience: 3 Years to 8 Years Technical Skills: Should be able to handle Full chip PnR (timing/congestion/CTS issues), understanding of IO ring, package support, multi voltage design Deep understanding of the concepts related to synthesis, place & route, CTS, timing convergence, IR/EM checks and...


  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    We are Looking for DV SoC lead profile Location: Bangalore Preferable Experience: 8+ yrs Strong 7+ will also do Required Skills: SOC DV experience Good knowledge of ARM subsystem They should be able to develop SoC TB and integrate C code. Interested candidates please share your resumes to below mentioned mail id:


  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    We are Looking for DV SoC lead profileLocation: BangalorePreferable Experience: 8+ yrsStrong 7+ will also doRequired Skills:SOC DV experienceGood knowledge of ARM subsystemThey should be able to develop SoC TB and integrate C code.Interested candidates please share your resumes to below mentioned mail id:divya.m@adroitecsys.com


  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    Hello Connections,Greetings of the day.We are Looking for DV lead profile.Location: BangalorePreferable Experience: 8+ yrsStrong 7+ will also doRequired Skills:SOC DV experienceGood knowledge of ARM subsystemThey should be able to develop SoC TB and integrate C code.Strong PCIe KnowledgeSOC/IP VerificationInterested candidates please share your resumes to...


  • bangalore, India ADROITEC SYSTEMS PVT LTD Full time

    Hello Connections, Greetings of the day. We are Looking for DV lead profile. Location: Bangalore Preferable Experience: 8+ yrs Strong 7+ will also do Required Skills: SOC DV experience Good knowledge of ARM subsystem They should be able to develop SoC TB and integrate C code. Strong PCIe Knowledge SOC/IP Verification Interested candidates please...


  • bangalore, India UST Full time

    Job Description: Memory Layout EngineerExperience - 2+ yearsWe are seeking a highly skilled and experienced Memory Layout Engineer to join our team. The ideal candidate will have hands-on expertise in designing and integrating layouts for advanced memory blocks across leading-edge process technologies. You will play a critical role in developing and...


  • bangalore, India UST Full time

    Memory LayoutHands on experience with layouts of important memory building blocks like control, sense amplifiers, I/O Blocks, bit cell array and decoders etc in compiler context. Should have worked on 16nm / 14nm / 10nm/ 7nm/ Finfet process technologies . Hands on experience with top level memory integration and DRC, LVS, Density verification and cleaning...

  • Memory Layout Engineer

    2 months ago


    Bangalore, India UST Full time

    Memory Layout Hands on experience with layouts of important memory building blocks like control, sense amplifiers, I/O Blocks, bit cell array and decoders etc in compiler context. Should have worked on 16nm / 14nm / 10nm/ 7nm/ Finfet process technologies . Hands on experience with top level memory integration and DRC, LVS, Density verification and cleaning...

  • Memory Layout Engineer

    2 months ago


    Bangalore Urban, India ACL Digital Full time

    ACL Digital is looking for a1.Memory Layout Engineer with 2+ years of Exp for Noida2.Memory Design Engineer with 2+ years of Exp for NoidaInterested share cv to karthick.v@acldigital.com


  • bangalore, India ACL Digital Full time

    ACL Digital is looking for a 1.Memory Layout Engineer with 2+ years of Exp for Noida 2.Memory Design Engineer with 2+ years of Exp for Noida Interested share cv to


  • bangalore, India ACL Digital Full time

    ACL Digital is looking for a1.Memory Layout Engineer with 2+ years of Exp for Noida2.Memory Design Engineer with 2+ years of Exp for NoidaInterested share cv to karthick.v@acldigital.com


  • Bangalore, India Tech Mahindra Full time

    Hello All, We are looking for Memory Layout 3-5 years of experience in Memory layout. Tech nodes: tsmc 3nm, 5nm. Note: Notice period: Immediate to 30 Days Interested Share the cv: call or Whats App: 9305570731


  • Bangalore Metropolitan Area, India Tech Mahindra Full time

    Hello All,We are looking for Memory Layout 3-5 years of experience in Memory layout.Tech nodes: tsmc 3nm, 5nm .Note: Notice period: Immediate to 30 DaysInterested Share the cv: preeti.rajput@techmahindra.comcall or WhatsApp: 9305570731


  • bangalore, India Tech Mahindra Full time

    Hello All, We are looking for Memory Layout 3-5 years of experience in Memory layout. Tech nodes: tsmc 3nm, 5nm . Note: Notice period: Immediate to 30 Days Interested Share the cv: call or WhatsApp: 9305570731


  • bangalore, India Tech Mahindra Full time

    Hello All,We are looking for Memory Layout 3-5 years of experience in Memory layout.Tech nodes: tsmc 3nm, 5nm .Note: Notice period: Immediate to 30 DaysInterested Share the cv: preeti.rajput@techmahindra.comcall or WhatsApp: 9305570731


  • bangalore, India Pace Seating Systems Pvt Ltd Full time

    Company DescriptionPace Seating Systems Pvt Ltd in Bengaluru specializes in producing office chairs with a competitive edge in ergonomics, aesthetics, functionality, durability, and price. With a focus on improving working conditions to enhance productivity, Pace Seating serves a range of clients from small businesses to global corporations.Role...


  • bangalore, India D2N Solutions Full time

    5+ years of experience in Memory/Custom Layout design.Memory Leaf cell layout library design from scratch including top level integration.Good knowledge on different types of memory architectures.Good knowledge in optimized layout design for better performance.Sound knowledge & hands on experience in Finfet technology, layout design and DRC...