Physical verification engineer
1 week ago
Physical Verification EngineerExperience: 2 to 5 YearsLocation: BangaloreNotice Period: ImmediateJob DescriptionKey Responsibilities:- Perform Physical Verification checks including DRC, LVS, ERC, and Antenna checks at block and full-chip level.- Work with foundry rule decks (TSMC / Samsung / GF / Intel / UMC etc.) to ensure design sign-off compliance.- Debug and resolve layout violations by working closely with the Physical Design, Layout, and Circuit teams.- Run Parasitic Extraction (PEX) and support timing and SI closure teams for accurate model generation.- Perform DFM checks and assist with design enhancements for manufacturability.- Support tape-out preparation, validation, reports, checklists, and documentation.Required Skills & Expertise:- Strong working experience with Calibre / PVS / ICV for DRC & LVS sign-off.- Understanding of CMOS layout fundamentals, standard cells, macros, and routing architectures.- Familiarity with GDS / OASIS data formats, hierarchical layout structures, and physical design flows.- Basic knowledge of STA, IR/EM, PDN, and Pn R flows is a plus.- Ability to collaborate in cross-functional teams and drive closure of PV issues.Good to Have:- Experience with advanced technology nodes (7nm / 5nm / 3nm).- Scripting in Tcl, Python, or Shell to automate verification workflows.- Exposure to Custom Layout or Analog/Mixed-signal PV environments.Education:- B. E / B. Tech / M. E / M. Tech in Electronics / VLSI / Electrical / Semiconductor or related domain.
-
Physical verification engineers
2 weeks ago
Bengaluru, India ACL Digital Full timePhysical Verification Engineers Experience : 2-5 years Location : Bangalore Job Description – Physical Verification Engineer Key Responsibilities Perform physical verification for SoCs, cores, and block-level designs. Run and debug DRC (Design Rule Check), LVS (Layout vs. Schematic), ERC (Electrical Rule Check), Antenna checks, and DFM (Design for...
-
Physical verification engineers
2 weeks ago
Bengaluru, India ACL Digital Full timePhysical Verification Engineers Experience : 2-5 years Location : Bangalore Job Description – Physical Verification Engineer Key Responsibilities Perform physical verification for SoCs, cores, and block-level designs. Run and debug DRC (Design Rule Check), LVS (Layout vs. Schematic), ERC (Electrical Rule Check), Antenna checks, and DFM (Design for...
-
Physical verification engineers
5 days ago
Bengaluru, India ACL Digital Full timePhysical Verification Engineers Experience : 2-5 years Location : Bangalore Job Description – Physical Verification Engineer Key Responsibilities Perform physical verification for So Cs, cores, and block-level designs. Run and debug DRC (Design Rule Check), LVS (Layout vs. Schematic), ERC (Electrical Rule Check), Antenna checks, and DFM (Design for...
-
Physical verification engineers
2 weeks ago
Bengaluru, India ACL Digital Full timePhysical Verification Engineers Experience : 2-5 years Location : Bangalore Job Description – Physical Verification Engineer Key Responsibilities Perform physical verification for SoCs, cores, and block-level designs. Run and debug DRC (Design Rule Check), LVS (Layout vs. Schematic), ERC (Electrical Rule Check), Antenna checks, and DFM (Design for...
-
Physical Verification Engineer
2 weeks ago
Bengaluru, India LeadSoc Technologies Pvt Ltd Full timePhysical Verification Engineer Job Description - Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. - Co-work with Place & Route team to resolve full-chip layout integration issues. - Work with various implementation team to drive Physical Verification -...
-
Physical Verification Engineer
3 weeks ago
Bengaluru, India LeadSoc Technologies Pvt Ltd Full timePhysical Verification Engineer Job Description Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...
-
Physical Verification Engineer
1 week ago
Bengaluru, India LeadSoc Technologies Pvt Ltd Full timePhysical Verification Engineer Job Description Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...
-
Physical Verification Engineer
2 weeks ago
Bengaluru, India LeadSoc Technologies Pvt Ltd Full timePhysical Verification Engineer Job Description Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out. Co-work with Place & Route team to resolve full-chip layout integration issues. Work with various implementation team to drive Physical Verification...
-
Physical Verification Engineer
4 days ago
Bengaluru, Karnataka, India Org Linked Full time ₹ 6,00,000 - ₹ 18,00,000 per yearJob Title: Physical Verification EngineerLocation: BengaluruExperience: Around 5 yearsJob Type: Full-timeAbout the RoleWe are looking for an experienced Physical Verification Engineer to join our team and work on advanced ARM CPU implementation projects. The ideal candidate should have a strong background in physical verification (PV) and closure, with...
-
Physical Verification Engineer
4 days ago
Bengaluru, India LeadSoc Technologies Pvt Ltd Full timePhysical Verification EngineerJob Description- Work with various implementation team to drive full-chip Physical Verification Sign-off closure in the area of (DRC, LVS, ANT, ERC, ESD, PERC) for tape-out.- Co-work with Place & Route team to resolve full-chip layout integration issues.- Work with various implementation team to drive Physical Verification-...
