Vlsi - synthesis and static timing analysis - senior design engineer
2 months ago
Company: Eteros Technologies India Private Limited Eteros Technologies, Inc.
is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA.
Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The Who's who in the semiconductor industry.
Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.
• Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI/ML, Datacenter, Automotive and 5 G domains.
Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world.
A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.
• We are not your traditional design services company offering staff augmentation.
Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout.
Eteros and our engineers work closely with our customers to define and set methodologies and design flows.
• Eteros invests in our engineers.
Our engineers are continuously learning, on and off the job.
They are able to grow the breadth and depth of knowledge.
We believe in preparing our employees for the fast-track in career development as well as longevity ----------------------------------------------------------------------------- Job Title/Role: Synthesis and Static Timing Analysis - Senior Design Engineer Location : Bangalore/Hyderabad/Ahmedabad Experience Level : 3+ Years Industry : Semiconductors Employment Type : Full-time Job Functions : Engineering ----------------------------------------------------------------------------- Summary Join a development team and lead the synthesis, static timing and DFT efforts for an advanced mixed signal chip for a high-profile Silicon Valley startup.
In this highly visible role, as part of a highly talented team you will be at the heart of the Soc design effort interfacing with all disciplines with critical impact in getting functional products to of customers quickly.
As a Sr, ASIC STA Engineer, you will be a part of the SOC digital design team responsible for providing integrated solutions into a growth industry Key Qualifications The position requires thorough knowledge of the ASIC design timing closure flow and methodology.
• BTech/MTech/Ph D with at least 4+ years hands-on experience in ASIC timing constraints generation and timing closure.
• Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing.
• Familiarity with all aspects of timing closure of high-performance, mixed-signal So Cs in advanced fin FET technology nodes, preferably 7nm.
• Knowledge of timing corners/modes and process variations.
• Knowledge of low-power techniques including clock gating, power gating and millivoltage designs.
Proficient in scripting languages (Tcl and Perl).
• ECO timing flow • Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.g.
digital design, verification, DFT, physical design, etc.).
• Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.
• Must be able to solve complex problems and independently drive tasks to completion in a timely manner.
• Be able to work under limited supervision and take complete accountability.
Responsibilities Include • Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation).
• Develop and maintain methodology and flows related to timing verification and closure.
• Generation of block and full chip timing constraints.
• Analyze timing reports and utilize scripting techniques to develop insights and drive rapid Eteros Technologies, Inc.
Confidential Sep 2020 timing closure.
• Support digital chip integration work and flows What's in it for you • Work on leading edge technologies • An opportunity for career development and growth • Competitive compensation • Medical Benefits and more
-
India Eteros Technologies Full timeCompany: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The...
-
India Eteros Technologies Full timeCompany: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...
-
India Eteros Technologies Full timeCompany: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The...
-
Static timing analysis engineer
2 months ago
india LeadSoc Technologies Pvt Ltd Full timeSoC level – Static timing Analysis EngineerExperience : 10+ years of relevant experienceExpectations:Candidate should have strong STA fundamentals.Has done timing sign-off including timing margin calculations independently on SoC level.Experience in handling STA of multi-power domain designs.STA flow enhancement, abstraction with bottleneck...
-
india Eximietas Design Full timeResponsibilities: Develop and support automated physical design (PD) CAD flows, includingfloorplanning, placement, and routing optimization. Customize and optimize physical design flows using industry-standard EDA tools (suchas Synopsys ICC2, Cadence Innovus). Collaborate with the design and CAD teams to improve PD workflows, ensuring robustand...
-
ASIC RTL Engineer
4 days ago
Bangalore/ India Leadsoc Full timeAre you passionate about working with a growing company offering cutting-edge engineering design services in VLSI, we'd love to hear from you!. About the Role : We are seeking a talented ASIC RTL Design Engineer to join our team. As an RTL Design Engineer, you will be responsible for designing, implementing, and verifying complex digital circuits. ...
-
Staff DFT CAD Engineer
3 months ago
india Synopsys Inc Full timeWe are looking for a Solutions Engineer Staff to join the team. Does this sound like a good role for you?Develop Synopsys Silicon Lifecycle Management tool flows, methodologies, and automation to meet test requirements for High volume manufacturing, Production, In-ramp, In-Field etc., that includes Memory BIST, Logic BIST, Scan compression, Boundary scan,...
-
Senior Physical Design Engineer
2 months ago
india eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
india LeadSoc Technologies Pvt Ltd Full timeSoC level – Static timing Analysis Engineer Experience : 10+ years of relevant experience Expectations: Candidate should have strong STA fundamentals. Has done timing sign-off including timing margin calculations independently on SoC level. Experience in handling STA of multi-power domain designs. STA flow enhancement, abstraction with bottleneck...
-
india Mulya Technologies Full timeStaff Physical Design Engineer (7-10 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Staff Physical Design (7-10 years experience) Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up...
-
india Mulya Technologies Full timeStaff Physical Design Engineer (7-10 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Staff Physical Design (7-10 years experience) Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up...
-
india Mulya Technologies Full timePrincipal Physical Design Engineer (10-12 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up experience Must be Hands-on You will work...
-
india Mulya Technologies Full timePrincipal Physical Design Engineer (10-12 years experience)HyderabadFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Preferred Experience3nm/5nmMultiple TapeoutsComplex chips design, like Server ChipsFull-chip DesignStart-up experienceMust be Hands-onYou will work with an elite team of...
-
india Mulya Technologies Full timePrincipal Physical Design Engineer (10-12 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up experience Must be Hands-on You will work...
-
VLSI Design Engineer
3 weeks ago
India TalentXP Full timeTalentXP is seeking talented individuals to enhance their skills in VLSI design.We offer a 3-month program designed to upgrade your expertise in Analog Design, Physical Design, and Design Verification.Upon completion, you will be guaranteed job placement through our assessment process.To be eligible, engineers with a degree in EEE or ECE from 2020 or 2021...
-
india Mulya Technologies Full timeStaff Physical Design Engineer (7-10 years experience)HyderabadFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Staff Physical Design (7-10 years experience)Preferred Experience3nm/5nmMultiple TapeoutsComplex chips design, like Server ChipsFull-chip DesignStart-up experienceMust be...
-
Senior SoC Design Expert
4 weeks ago
India Qualcomm Full timeAbout QualcommAs a technology innovator, Qualcomm is pushing the boundaries of what's possible to enable next-generation experiences and drive digital transformation.Job SummaryWe are seeking a Senior SoC Design Expert to plan, design, optimize, verify, and test electronic systems that launch cutting-edge products. The ideal candidate will collaborate with...
-
Senior Digital Design Engineer
2 weeks ago
India Mars Data Insights Full timeMars Data Insights is a leading provider of innovative data solutions. We are currently seeking a highly skilled Senior Digital Design Engineer - Power, Integration & Quality to join our team.About the Role:The successful candidate will be responsible for delivering high-quality RTL designs for power, integration, and quality engineering. This will involve...
-
india eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/Lead Location: Bangalore, Hyderabad, Noida ,Chennai and Ahmedabad Experience Required: 4+ ROLE & RESPONSIBILITIES Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
TalentXP.com | Upgrade Program VLSI Students
3 weeks ago
india TalentXP.com Full timeTalentXP VLSI Upgrade Program Are you an Engineer with an M.Tech or B.Tech in EEE or ECE? Join our TalentXP VLSI Upgrade Program to enhance your skills in Analog Design, Physical Design, and Design Verification. Program Highlights: Duration: 3 months Job Assurance: Guaranteed job placement upon successful completion of the TalentXP assessment...
