VLSI - Synthesis and Static Timing Analysis - Senior Design Engineer
8 months ago
Company: Eteros Technologies India Private Limited
Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad
• Our world-wide customers are amongst The Who's who in the semiconductor industry. Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.
• Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI/ML, Datacenter, Automotive and 5G domains. Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world. A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.
• We are not your traditional design services company offering staff augmentation. Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout. Eteros and our engineers work closely with our customers to define and set methodologies and design flows.
• Eteros invests in our engineers. Our engineers are continuously learning, on and off the job. They are able to grow the breadth and depth of knowledge. We believe in preparing our employees for the fast-track in career development as well as longevity
-----------------------------------------------------------------------------
Job Title/Role: Synthesis and Static Timing Analysis - Senior Design Engineer
Location : Bangalore/Hyderabad/Ahmedabad
Experience Level : 3+ Years
Industry : Semiconductors
Employment Type : Full-time
Job Functions : Engineering
-----------------------------------------------------------------------------
Summary
Join a development team and lead the synthesis, static timing and DFT efforts for an advanced mixed signal chip for a high-profile Silicon Valley startup.
In this highly visible role, as part of a highly talented team you will be at the heart of the Soc design effort interfacing with all disciplines with critical impact in getting functional products to of customers quickly. As a Sr, ASIC STA Engineer, you will be a part of the SOC digital design team responsible for providing integrated solutions into a growth industry
Key Qualifications
The position requires thorough knowledge of the ASIC design timing closure flow and methodology.
• BTech/MTech/PhD with at least 4+ years hands-on experience in ASIC timing constraints generation and timing closure.
• Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing.
• Familiarity with all aspects of timing closure of high-performance, mixed-signal SoCs in advanced finFET technology nodes, preferably 7nm.
• Knowledge of timing corners/modes and process variations.
• Knowledge of low-power techniques including clock gating, power gating and millivoltage designs. Proficient in scripting languages (Tcl and Perl).
• ECO timing flow
• Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.g. digital design, verification, DFT, physical design, etc.).
• Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.
• Must be able to solve complex problems and independently drive tasks to completion in a timely manner.
• Be able to work under limited supervision and take complete accountability.
Responsibilities Include
• Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation).
• Develop and maintain methodology and flows related to timing verification and closure.
• Generation of block and full chip timing constraints.
• Analyze timing reports and utilize scripting techniques to develop insights and drive rapid Eteros Technologies, Inc. Confidential Sep 2020 timing closure.
• Support digital chip integration work and flows
What's in it for you
• Work on leading edge technologies
• An opportunity for career development and growth
• Competitive compensation
• Medical Benefits and more
-
India Eteros Technologies Full timeCompany: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst...
-
India Eteros Technologies Full timeCompany: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The...
-
India Eteros Technologies Full timeCompany: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...
-
Eteros Technologies | VLSI
3 days ago
india Eteros Technologies Full timeCompany: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...
-
india Cadence System Design and Analysis Full timeThe role would include IP integration, verification, and release of the IP solution of Cadence to different customers.The work involved will be working with the existing RTL, integration of the PHY and controller to create the sub-system, addition of new features into the RTL, ensuring various customer configurations are clean as part of verification...
-
india Cadence System Design and Analysis Full timeThe role would include IP integration, verification, and release of the IP solution of Cadence to different customers. The work involved will be working with the existing RTL, integration of the PHY and controller to create the sub-system, addition of new features into the RTL, ensuring various customer configurations are clean as part of verification...
-
RTL Lead Design Engineer
1 day ago
India Cadence System Design and Analysis Full timeThe role would include IP integration, verification, and release of the IP solution of Cadence to different customers. The work involved will be working with the existing RTL, integration of the PHY and controller to create the sub-system, addition of new features into the RTL, ensuring various customer configurations are clean as part of verification...
-
Synopsys Inc | Senior STA
2 days ago
india Synopsys Inc Full timeSenior STA & ECO Engineer (Test & Validation, Staff Engineer) Experience : 4yrs to 10 years Location: Bangalore Job Description: We are looking for Test & Validation, Staff Engineer to join the design intent testing team for STA & ECO . This is an exciting opportunity to be part of product validation team to qualify tools with customer flows across the...
-
india L&T Technology Services Full timeLTTS is hiring for Physical Design Engineers with 5+ Years of experience.Job Location : Bangalore, IndiaJob description is as below ::Top 5 Required Skills/Mandatory skills1. Synthesis2. Constraints Management3. Logic Equivalence Check4. CLP5. STARequired Education: Bachelor's degree in Computer Science, Electrical/Electronics Engineering, Engineering or...
-
india Eximietas Design Full timeResponsibilities: Develop and support automated physical design (PD) CAD flows, includingfloorplanning, placement, and routing optimization. Customize and optimize physical design flows using industry-standard EDA tools (suchas Synopsys ICC2, Cadence Innovus). Collaborate with the design and CAD teams to improve PD workflows, ensuring robustand...
-
UST | STA/ Synthesis Engineer
2 days ago
india UST Full timeJob Description: STA Engineer Company: UST Global Location: Bangalore, India Company Overview: UST Global is a leading digital technology solutions company that empowers organizations to transform their businesses through cutting-edge technologies. With a global presence across 25 countries, we deliver innovative solutions and services in digital consulting,...
-
India Synopsys Inc Full timeJob OverviewWe are seeking an experienced Test and Validation Manager to join our product validation team at Synopsys Inc. This is an exciting opportunity to lead a team of product validation engineers driving quality, working closely with R&D and product engineering to solve complex technical challenges in areas of static timing...
-
Synopsys Inc | Staff DFT CAD Engineer
2 days ago
india Synopsys Inc Full timeWe are looking for a Solutions Engineer Staff to join the team. Does this sound like a good role for you? Develop Synopsys Silicon Lifecycle Management tool flows, methodologies, and automation to meet test requirements for High volume manufacturing, Production, In-ramp, In-Field etc., that includes Memory BIST, Logic BIST, Scan compression, Boundary scan,...
-
Staff DFT CAD Engineer
4 months ago
india Synopsys Inc Full timeWe are looking for a Solutions Engineer Staff to join the team. Does this sound like a good role for you?Develop Synopsys Silicon Lifecycle Management tool flows, methodologies, and automation to meet test requirements for High volume manufacturing, Production, In-ramp, In-Field etc., that includes Memory BIST, Logic BIST, Scan compression, Boundary scan,...
-
Physical design engineer
11 hours ago
India EInfochips Full timeJOB DESCRIPTION, ROLE & RESPONSIBILITES POSITION TITLE: Senior Engineer/Engineer – Physical Design LOCATION: Noida/ Bangalore/ Hyderabad/ Ahmedabad ROLE & RESPONSIBILITIES • Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing...
-
india Mulya Technologies Full timeStaff Physical Design Engineer (7-10 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Staff Physical Design (7-10 years experience) Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up...
-
india Mulya Technologies Full timeStaff Physical Design Engineer (7-10 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Staff Physical Design (7-10 years experience) Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up...
-
india Mulya Technologies Full timePrincipal Physical Design Engineer (10-12 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up experience Must be Hands-on You will work...
-
india Mulya Technologies Full timePrincipal Physical Design Engineer (10-12 years experience)HyderabadFounded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Preferred Experience3nm/5nmMultiple TapeoutsComplex chips design, like Server ChipsFull-chip DesignStart-up experienceMust be Hands-onYou will work with an elite team of...
-
india Mulya Technologies Full timePrincipal Physical Design Engineer (10-12 years experience) Hyderabad Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara and Hyderabad Preferred Experience 3nm/5nm Multiple Tapeouts Complex chips design, like Server Chips Full-chip Design Start-up experience Must be Hands-on You will work...
