Lead Design Analysis Engineer

5 days ago


Bangalore, India ACL Digital Full time

# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. # ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ; : # ; Understanding of computer architecture and concepts. # ; Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations. # ; Good experience in design verification: Sense amplifier analysis, self-time analysis and marginality analysis. # ; Understanding of high speed/low power CMOS circuit design, clocking scheme, Static and complex logic circuits. # ; Understanding of Power versus Performance versus Area trade-offs in typical CMOS design. # ; Strong knowledge of physical implementation impact on circuit performance. # ; Good understanding of high-performance and low power circuit designs with exposure to FinFet technologies, bitcell stability analysis # ; Proven experience as the designated responsible individual for a memory design, leading a small team of designer. # ;# ;# ;# ;# ;# ;# ;# ; # ;# ; # ;# ;# ;# ; # ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;. # ; Circuit Design: Design and develop digital circuits for memory blocks like SRAM, register files, and caches. # ; Simulation and Verification: Perform simulations and verification to ensure functionality and optimize for power, performance, area, timing, and yield. # ; Minimum 7 Yrs of experience in SRAM / memory design Margin, Char and its related quality checks. # ;# ;# ;# ; # ;# ; # ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ; : # ; Some Experience of working on Cadence or Synopsys flows. # ; Experience with Circuit Simulation and Optimization of standard cells. # ;# ;# ;# ;# ;# ;# ;# ;# ;# ;: # ; # ;# ; # ;# ; # ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;: # ;# ; # ;# ; # ;# ; # ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;: # ;# ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ; ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.



  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...


  • Bangalore, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...


  • bangalore, India Cadence System Design and Analysis Full time

    College education in Electronics Engineering or Computer EngineeringExp- 7-12 Yrs- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.- Functional simulation...


  • Bangalore, India ACL Digital Full time

    Company: ACL Digital Company Location: Experience: 5 to 15 Years Employment Type: Full-Time ACL Digital company , is looking for talented and driven EMIR/PDN Engineers to be part of our world-class semiconductor design team in Bangalore . Perform EM/IR and power grid analysis for advanced So Cs across process nodes • Redhawk SC, Voltus, Ansys, Synopsys)...


  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Managers. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1 B or Already in US. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P& R tools ...


  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Architects/Managers/Sr. Managers Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. . About the job Qualification Required: Typically requires a minimum of 8+ years of experience in Physical Design with mainstream P&R...


  • Bangalore, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Managers. Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. About the job Qualification Required: Typically requires a minimum of 8+ years of experience in Physical Design with mainstream P&R tools Bachelors OR...


  • Bangalore, India Eximietas Design Full time

    Hi All, Greetings' from Eximietas Design....! We are Hiring ASIC SOC RTL Design Engineer/Leads. Job Title: ASIC SOC RTL Design Engineer/Leads ..! Experience: 8+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. Job Description: Eximietas Design is seeking an experienced and highly...


  • bangalore, India Eximietas Design Full time

    Hi All,Eximietas Hiring Senior Physical Design Leads/Architects/Managers/Sr. ManagersExperience: 8+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US..About the jobQualification Required:Typically requires a minimum of 8+ years of experience in Physical Design with mainstream P&R...

  • Lead STA

    4 days ago


    bangalore, India Cadence System Design and Analysis Full time

    BE /BtechEXp- 5- 12 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm.• Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR.• Contribute to design methodology, flow automation.• Innovate & implement Power, Performance and Area optimization...