Lead Design Analysis Engineer
1 week ago
# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;: As Memory Design Engineer, we will work on developing memory compilers and memory Fast Cache instances for our next generation Cores achieving outstanding PPA. # ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ; : # ; Understanding of computer architecture and concepts. # ; Good understanding of SRAM architecture, Critical Path Modelling, Full Cut Analysis and Monte Carlo Simulations. # ; Good experience in design verification: Sense amplifier analysis, self-time analysis and marginality analysis. # ; Understanding of high speed/low power CMOS circuit design, clocking scheme, Static and complex logic circuits. # ; Understanding of Power versus Performance versus Area trade-offs in typical CMOS design. # ; Strong knowledge of physical implementation impact on circuit performance. # ; Good understanding of high-performance and low power circuit designs with exposure to FinFet technologies, bitcell stability analysis # ; Proven experience as the designated responsible individual for a memory design, leading a small team of designer. # ;# ;# ;# ;# ;# ;# ;# ; # ;# ; # ;# ;# ;# ; # ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;. # ; Circuit Design: Design and develop digital circuits for memory blocks like SRAM, register files, and caches. # ; Simulation and Verification: Perform simulations and verification to ensure functionality and optimize for power, performance, area, timing, and yield. # ; Minimum 7 Yrs of experience in SRAM / memory design Margin, Char and its related quality checks. # ;# ;# ;# ; # ;# ; # ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;# ;# ; : # ; Some Experience of working on Cadence or Synopsys flows. # ; Experience with Circuit Simulation and Optimization of standard cells. # ;# ;# ;# ;# ;# ;# ;# ;# ;# ;: # ; # ;# ; # ;# ; # ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;: # ;# ; # ;# ; # ;# ; # ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ;# ;: # ;# ;# ;# ;# ;# ;# ;# ;# ; # ;# ;# ;# ;# ; # ;# ;# ;# ;# ;# ;# ; ACL Digital, a leader in digital engineering and transformation, is part of the ALTEN Group. At ACL Digital, we empower organizations to thrive in an AI-first world. Our expertise spans the entire technology stack, seamlessly integrating AI and data-driven solutions from Chip to cloud. By choosing ACL Digital, you gain a strategic advantage in navigating the complexities of digital transformation. Let us be your trusted partner in shaping the future.
-
Verification Lead Design Engineer
1 week ago
bangalore, India Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Sr Principal PD Design Engineer
5 days ago
Bangalore, India Cadence System Design and Analysis Full timeThis is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...
-
Sr Principal PD Design Engineer
4 days ago
bangalore, India Cadence System Design and Analysis Full timeThis is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...
-
Sr Principal PD Design Engineer
4 days ago
bangalore, India Cadence System Design and Analysis Full timeThis is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...
-
Lead Analysis Engineer
3 days ago
Bangalore, India LeadSoc Technologies Pvt Ltd Full timeRole Overview: We are seeking a highly experienced EMIR Lead Engineer to drive power integrity, IR drop, and electromigration analysis for advanced SoC designs. The ideal candidate will have strong expertise in EMIR sign-off methodology , PDN planning , and chip-package co-design , along with the ability to lead and mentor a team of engineers. Key...
-
RTL Release Principal Design Engineer
1 week ago
Bangalore, India Cadence System Design and Analysis Full timeCollege education in Electronics Engineering or Computer Engineering Exp- 7-12 Yrs - Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc. - Ability to debug existing Verilog/System verilog test cases with little or no help from the designer. - Functional...
-
Design analysis engineer
3 days ago
Bangalore, India Texas Instruments Full timeAre you looking for a career at one of the leading semiconductor companies in the world Texas Instruments (TI) is looking for a Digital Design Engineer to join the team of enthusiastic engineers who develops highly complex mixed signal devices for audio applications with industry leading performance. These audio products are truly mixed-signal devices with...
-
RTL Release Principal Design Engineer
1 week ago
bangalore, India Cadence System Design and Analysis Full timeCollege education in Electronics Engineering or Computer EngineeringExp- 7-12 Yrs- Working knowledge in RTL design flow steps like RTL coding, Simulation, compilation/testbench validation, Synthesis, Timing, DFT,lint, CDC, LEC etc.- Ability to debug existing Verilog/System verilog test cases with little or no help from the designer.- Functional simulation...
-
Electrical Design Lead
2 weeks ago
Bangalore, India Eximietas Design Full timeHi All, Greetings' from Eximietas Design....! We are Hiring ASIC SOC RTL Design Engineer/Leads. Job Title: ASIC SOC RTL Design Engineer/Leads ..! Experience: 8+ Years. Location: Visakhapatnam. Job Description: Eximietas Design is seeking an experienced and highly skilled ASIC SOC RTL Design to join our growing team. As a key contributor, you will play a...
-
Senior Physical Design Engineer
2 weeks ago
Bangalore, India Eximietas Design Full timeHi All, Eximietas Hiring Senior Physical Design Leads/Managers. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors OR Masters Degree Engineering in Electronics or Electrical or Telecom or VLSI...
