PDK Engineer
4 days ago
PDK_Physical_Verification engineerJob Purpose: Integrate , enhance , maintain and deploy foundry Physical Verification decks (DRC/LVS/Extraction) for internal Analog and Digital design teams and provide support for the same.Develop, deploy, maintain and support new physical verification flows across mature and advanced technology nodesPrincipal Accountabilities: Adapt, update, enhance, QA and release foundry DRC/LVS/ Parasitic Extraction/PERC rundecks Develop and run QA Test cases for DRC/LVS and other PV flows.Provide support to internal customers (Analog Design teams & Digital P&R design teams) on DRC/LVS and Parasitic extractionKnowledge, Skills and Experience:6+ years of DRC/LVS development and support experience required. Exceptions made for the right candidates.Good knowledge of CMOS fundamentals with background in electrical engineering or semiconductor physicsGood basic understanding of DRC, LVS and Parasitic Extraction ,Knowledge of Calibre SVRF required. PVS/Pegasus experience is a plusKnowledge of Tcl required. Perl, Python experience desired.Strong debugging capability, not limited only by Physical verification flows.Knowledge/Understanding FILL methodologyKnowledge/Understanding Parasitic effects in ICs (Integrated Circuits)Experience in Calibre PERC applications, e.g., P2P/CD is a plusExperience in any commercial flow for RDSON, EMIR is beneficialFamiliarity on Cadence custom IC Virtuoso platform, Virtuoso-L and Virtuoso-XL, schematic capture, and layout concepts.Willingness to gain knowledge and familiarity with several CAD toolsComfortable, confident working in a fast-paced environment.Ability to prioritize work and meet deadlinesGood interpersonal and communication skills
-
Engineer
1 week ago
bangalore, India CareerXperts Consulting Full timePosition Title:Senior EDA Engineer – Cadence Virtuoso, SKILL/CDF, Tool IntegrationRole Overview:We are seeking a highly skilled EDA Engineer with solid experience in Cadence Virtuosoenvironments and a deep understanding of OpenAccess databases, SKILL scripting, foundryPDK/CDK integration, and schematic/layout tool automation. This role will collaborate...
-
Pdk engineer
3 weeks ago
Bangalore, India Mirafra Technologies Full timePDK_Physical_Verification engineer Job Purpose: Integrate , enhance , maintain and deploy foundry Physical Verification decks (DRC/LVS/Extraction) for internal Analog and Digital design teams and provide support for the same. Develop, deploy, maintain and support new physical verification flows across mature and advanced technology nodes Principal...
-
PDK Engineer
3 days ago
Bangalore, India Mirafra Technologies Full timePDK_Physical_Verification engineer Job Purpose: Integrate , enhance , maintain and deploy foundry Physical Verification decks (DRC/LVS/Extraction) for internal Analog and Digital design teams and provide support for the same. Develop, deploy, maintain and support new physical verification flows across mature and advanced technology nodes Principal...
-
Senior Physical Design Engineer
1 week ago
bangalore, India ACL Digital Full time• PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project.• Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. • Experience in PnR tools like ICC/Innovus with regards to physical convergence must. • Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV. • Good overall...
-
Senior Physical Design Engineer
2 weeks ago
Bangalore, India ACL Digital Full time• PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project. • Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. • Experience in PnR tools like ICC/Innovus with regards to physical convergence must. • Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV. • Good...
-
Senior Physical Design Engineer
1 day ago
Bangalore, India ACL Digital Full time• PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project. • Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. • Experience in PnR tools like ICC/Innovus with regards to physical convergence must. • Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV. • Good...
-
Bangalore, Karnataka, India Qualcomm Full timeCompany Qualcomm India Private Limited Job Area Engineering Group Engineering Group Hardware Engineering General Summary As a leading technology innovator Qualcomm pushes the boundaries of what s possible to enable next-generation experiences and drives digital transformation to help create a smarter connected future for all As a Qualcomm Hardware Engineer...
-
Senior Physical Design Engineer
2 weeks ago
Bangalore Urban, India ACL Digital Full time• PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project. • Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. • Experience in PnR tools like ICC/Innovus with regards to physical convergence must. • Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV. • Good...
-
Senior Physical Design Engineer
5 days ago
Bangalore Urban, India ACL Digital Full time• PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project.• Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. • Experience in PnR tools like ICC/Innovus with regards to physical convergence must. • Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV. • Good overall...
-
Senior Physical Design Engineer
3 weeks ago
Bangalore Urban, Karnataka, India, IN ACL Digital Full time• PNR Leads Required with Shorter Notice period to lead a Team for a Long-Term Project.• Experience with physical verification checks DRC, LVS, Antenna, ERC, PERC, ESD etc. • Experience in PnR tools like ICC/Innovus with regards to physical convergence must. • Understanding sign-off PDV tools like PDK Concepts, SVRF, Calibre and ICV. • Good overall...
