System-on-Chip Design Engineer

2 days ago


bangalore district, India ScaleFlux Full time

Title: SoC Design Position: Senior SoC/Staff SoC Design Engineer -CPUSS Location: Bangalore, KA. India Company and Candidature Brief: Join the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Sr/Staff SOC Design Engineer responsible for designing complex SOC using ARM architecture. As a Sr/Staff SOC Design Engineer with a focus on ARM Ecosystem Components and Architecture, you will work to understand the internal requirements and complexities of our SOC system and architect the SoC. You will help design the SoC RTL, Integrate IPs and define top level logic. You will also work with verification team to make sure that high quality verification is achieved for first pass success of SoC. You will also participate in architecture/product definition through early involvement in the product life cycle. For a detailed information about us visit the company website: Roles And Responsibilities Contribute to SoC architecture for a multi-core ARM SOC Define SoC micro architecture and design Design and implementation of CPUSS subsystem Working closely with the emulation and firmware teams to debug silicon functional issues. Build SoC around key ARM subsystem components and other IPs including various interfaces Design of clock-reset architecture and RTL implementation Integration of all IPs into SoC Work with verification team for complete SoC verification, review test plans RTL Simulation and debug Synthesis, Lint, CDC checks Assist in emulation, FPGA, prototyping efforts Qualification and Mandatory Skillset Requirements: Minimum BE/BS degree (Masters preferred) in Electrical/Electronic Engineering/VLSI with 5 to 10 years of practical experience Strong fundamentals in digital ASIC design Expertise in ARM v8 and v9 specifications and their impact to SoC system architecture Multiple project experience with ARM based ecosystem components (A-series ARM Cores, SMMU, GIC, Coresight, NIC and other complex bus interconnects) Familiarity with AMBA bus protocols, system memory hierarchy, system debug infrastructure and multi-core SOC designs Exposure to ARM platform architecture specifications Strong experience with Verilog, SystemVerilog, DC/DC-T based synthesis, constraints development and RTL level checks. Low power methodology knowledge will be a plus. Understanding of major SOC interfaces like PCIE, DRAM, Flash, I2C, SSP, UART. Capable of working with multiple IP vendors and other teams Excellent communication and leadership quality to lead design team



  • bangalore, India ScaleFlux Full time

    Title: SoC Design Position: Senior SoC/Staff SoC Design Engineer -CPUSS Location: Bangalore, KA. India Company and Candidature Brief: Join the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Sr/Staff SOC Design Engineer responsible for designing complex SOC using ARM architecture. As a Sr/Staff SOC Design Engineer...


  • bangalore, India ScaleFlux Full time

    Title: SoC DesignPosition: Senior SoC/Staff SoC Design Engineer -CPUSSLocation: Bangalore, KA. IndiaCompany and Candidature Brief:Join the India team of most cutting-edge and well-funded storage startup in Silicon Valley as the Sr/Staff SOC Design Engineer responsible for designing complex SOC using ARM architecture. As a Sr/Staff SOC Design Engineer with a...


  • bangalore district, India ACL Digital Full time

    Full Chip Physical Design Engineer Job Summary: We are seeking a highly motivated and skilled engineer to join our SoC implementation team. You will be responsible for the physical design of complex ASICs and SoCs, working on full-chip floorplanning, integration, and signoff activities to meet aggressive PPA (Power, Performance, Area) goals. Key...


  • bangalore district, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Managers. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools ...

  • Principal engineer

    2 weeks ago


    Bangalore, India Toshiba Software Full time

    Job Overview: As a Frontend Principal Engineer specializing in Semiconductor Chip Design, you will lead and coordinate the execution of the front-end stages of integrated circuit development. This role requires a strong technical background in digital design, verification, and project management skills. Additionally, you will oversee product support...


  • bangalore district, India Cadence System Design and Analysis Full time

    RTL Design Engineer for Interface Controller IP development team. Position is based in Bangalore or Noida. The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence. The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are clean as...


  • bangalore district, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Architects Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. About the job Qualification Required: Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools Bachelors...

  • Principal engineer

    2 weeks ago


    Bangalore, India Toshiba Software Full time

    Job Overview: As a Backend (Physical Design) Principal Engineer specializing in Semiconductor Chip Design, you will lead and coordinate the execution of the back-end stages of integrated circuit development. This role requires a strong technical background in physical design, a deep understanding of semiconductor processes, and exceptional project...

  • Principal engineer

    1 week ago


    Bangalore, India Toshiba Software Full time

    Job Overview: As a Backend (Physical Design) Principal Engineer specializing in Semiconductor Chip Design, you will lead and coordinate the execution of the back-end stages of integrated circuit development. This role requires a strong technical background in physical design, a deep understanding of semiconductor processes, and exceptional project...


  • bangalore district, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...