
Senior/Lead STA engineer
6 hours ago
We’re Hiring: STA Engineer | 5–15 Years Experience | Bangalore
Company: ACL Digital Company
Location: Bangalore
Experience: 5 to 15 Years
Job Type: Full-Time
ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.
If you’re an STA expert who thrives in fast-paced, technically challenging environments, we want to hear from you
Responsibilities:
• Own and drive timing closure for complex SoC and ASIC designs across multiple technology nodes
• Perform full-chip and block-level timing analysis using industry-standard tools (Primetime, Tempus, etc.)
• Collaborate with RTL, synthesis, physical design, and verification teams to resolve timing violations
• Develop and maintain timing constraints (SDC), run STA checks (setup, hold, DRV, SI), and support ECO timing closure
• Contribute to methodology improvements and timing signoff strategies
• Report timing status, risks, and closure plans to technical leads and project stakeholders
Required Skills & Experience:
• 5–15 years of solid hands-on experience in STA and timing closure
• Strong expertise in timing concepts, constraints development, and signoff methodology
• Proficient in tools like Synopsys Primetime, Cadence Tempus
• Solid understanding of clock tree design, DFT, multi-mode multi-corner (MMMC) analysis
• Good scripting skills (TCL/Perl/Python) to automate and debug flows
• Experience with advanced nodes (7nm/5nm/FinFET) is a plus
• Strong analytical, problem-solving, and communication skills
Why Join Wafer Space?
• Be part of a high-growth, innovation-driven semiconductor company
• Work on state-of-the-art technologies with leading global clients
• Collaborative and empowering work culture
• Competitive compensation and flexible work options
• Opportunity to grow your career in a technically challenging environment
Interested?
Send your resume to vaishnavi.suvarna@acldigital.com
-
Senior/Lead STA engineer
1 week ago
bangalore district, India ACL Digital Full timeWe’re Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs. If you’re an STA...
-
Senior/lead sta engineer
2 weeks ago
Bangalore, India ACL Digital Full timeWe’re Hiring: STA Engineer | 5–10 Years Experience | Bangalore & Hyderabad Company: ACL Digital Company Location: Bangalore & Hyderabad Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced So C designs. If you’re an STA...
-
Senior/lead sta engineer
32 minutes ago
Bangalore, India ACL Digital Full timeWe’re Hiring: STA Engineer | 5–15 Years Experience | Bangalore Company: ACL Digital Company Location: Bangalore Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced So C designs. If you’re an STA expert who thrives in...
-
Senior/Lead STA engineer
1 day ago
Bangalore, India ACL Digital Full timeWe’re Hiring: STA Engineer | 5–15 Years Experience | Bangalore Company: ACL Digital Company Location: Bangalore Experience: 5 to 15 Years Job Type: Full-Time ACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs. If you’re an STA expert who...
-
Senior/Lead STA engineer
7 hours ago
bangalore, India ACL Digital Full timeWe’re Hiring: STA Engineer | 5–15 Years Experience | BangaloreCompany: ACL Digital CompanyLocation: BangaloreExperience: 5 to 15 YearsJob Type: Full-TimeACL Digital is looking for Senior Static Timing Analysis (STA) Engineers with solid experience in timing closure of advanced SoC designs.If you’re an STA expert who thrives in fast-paced, technically...
-
STA Engineer
1 week ago
bangalore district, India ACL Digital Full timeJob Title: STA Engineer Location: Banglaore/Hyderabad Employment Type: Full-time Industry: Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex SoC blocks or full-chip designs,...
-
Lead STA Engineer
1 week ago
bangalore district, India Tessolve Full timeAbout Us: Tessolve offers a unique combination of pre-silicon and post-silicon expertise to provide an efficient turnkey solution for silicon bring-up, and spec to the product. With 3200+ employees worldwide, Tessolve provides a one-stop-shop solution with full-fledged hardware and software capabilities, including its advanced silicon and system testing...
-
STA Engineers
2 days ago
bangalore district, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
STA Engineer
5 hours ago
bangalore district, India Sintegra Inc. Full timeJob Summary: We are seeking a skilled STA Engineer with a strong background in Test and DFT architectures. The ideal candidate will have hands-on experience evaluating and writing high-quality timing constraints (SDCs) and performing thorough timing checks across complex digital designs. Key Responsibilities: Analyze and validate timing constraints (SDC)...
-
Sta engineer
2 weeks ago
Bangalore, India ACL Digital Full timeJob Title: STA Engineer Location: Banglaore/Hyderabad Employment Type: Full-time Industry: Semiconductors / VLSI / ASIC Design Job Summary: We are looking for a skilled and motivated STA Engineer to join our backend implementation team. The engineer will be responsible for RTL-to-GDSII implementation of complex So C blocks or full-chip designs,...