Lead DFT Engineer

20 hours ago


bangalore, India ACL Digital Full time

Job Title: Lead DFT Engineer

Experience: 7+ Years

Location: Bangalore

Employment Type: Full-time

Industry: Semiconductors / ASIC / SoC Design

Job Summary:

We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional teams, and ensure world-class testability and manufacturability of silicon products.

Key Responsibilities:

  • Define and drive DFT strategy and architecture for multiple ASIC/SoC projects.
  • Lead implementation and verification of DFT features like:
  • Scan insertion and compression (e.g., EDT)
  • ATPG pattern generation and fault grading
  • MBIST and Logic BIST insertion and validation
  • Boundary scan (IEEE 1149.1/1149.6), IJTAG (1687)
  • Manage end-to-end DFT flow — from RTL to gate-level netlist and silicon bring-up.
  • Collaborate with RTL, STA, PD, and test engineering teams for seamless integration.
  • Perform pattern generation, fault simulation, and debug test coverage gaps.
  • Own DFT signoff, timing closure (DFT-related paths), and ATE pattern delivery.
  • Support silicon bring-up, test vector validation on ATE, and yield optimization.
  • Mentor and guide junior DFT engineers; conduct design reviews and training sessions.
  • Develop and maintain DFT automation scripts and infrastructure.

Required Skills and Experience:

  • B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or VLSI Design.
  • 7+ years of experience in DFT for complex ASIC or SoC designs.
  • Expertise in scan insertion, compression, ATPG, MBIST, and boundary scan.
  • Hands-on experience with DFT tools such as:
  • Synopsys: DFT Compiler, TetraMAX, TestMAX
  • Siemens EDA: Tessent ScanPro, MBIST, IJTAG
  • Cadence/others: Modus, Encounter Test
  • Strong knowledge of RTL design, STA, and synthesis flows.
  • Proficient in scripting languages (Python, Perl, Tcl) for flow automation.
  • Deep understanding of silicon test challenges and test coverage improvement.
  • Strong leadership, team collaboration, and communication skills.

Preferred Qualifications:

  • Experience with hierarchical DFT and low-power DFT methodologies (UPF).
  • Exposure to post-silicon validation and failure analysis.
  • Familiarity with safety-critical designs (ISO 26262) and functional safety.
  • Experience working in advanced nodes (e.g., 7nm, 5nm, FinFET).

Why Join Us?

  • Lead DFT for high-performance, next-gen SoCs and ASICs.
  • Collaborate with top-tier engineers and global semiconductor leaders.
  • Competitive salary, leadership exposure, and fast-track growth opportunities.

Interested can share CV to sharmila.b@acldigital.com


  • Lead DFT Engineer

    2 weeks ago


    bangalore, India ACL Digital Full time

    Job Title: Lead DFT EngineerExperience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC DesignJob Summary:We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with...

  • Lead DFT Engineer

    1 week ago


    bangalore, India Tech Mahindra Full time

    Open position:- Lead DFT EngineerExperience: - 7+ yearsLocation:- BangaloreNP: - Immediate to 15 daysJD: -1. Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium.2. Minimum 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN3. Strong knowledge of DFT techniques such as Scan Chains, ATPG,...

  • Lead Dft Engineer

    17 hours ago


    Bangalore, Karnataka, India Evnek Technologies Full time

    Job Title Lead DFT Engineer Location Bengaluru Experience 12 Years Notice Period 30days Role Overview We are seeking an experienced Lead DFT Engineer to drive the integration and optimization of Design-for-Test DFT architecture in our LiDAR SoCs In this role you will own DFT strategy planning implementation and validation across our...

  • Dft lead engineer

    1 week ago


    Bangalore, India 7Rays Semiconductors Full time

    Job Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. The candidate is expected to have clear understanding of BSCAN, MBIST, SCAN, ATPG and Simulation concepts. Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and...

  • DFT Lead

    1 week ago


    bangalore, India Tech Mahindra Full time

    HiTech Mahindra hiring DFT Engineers for Bangalore location.Exp: 9-14yrsLocation: BangaloreNP: 0-45daysJD:1. Experience with DFT tools such as Synopsys DFT Compiler, TestKompress and Xelium2. 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN3. Strong knowledge of DFT techniques such as Scan Chains, ATPG, Boundary...

  • Dft lead engineer

    1 week ago


    Bangalore, India ACL Digital Full time

    DFT Lead : Work Location - Bangalore Experience - 7+ Years Desired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan. · DFT logic integration and verification. · Experience in debugging low coverage and DRC fixes · Gate Level ATPG simulation with and without timing. · Pattern...

  • Dft engineer

    1 week ago


    Bangalore, India Globex Digital Full time

    Job Title : DFT Engineer/Senior Engineer/ Lead Engineer/DFT Architect Experience : 4years to 12yrs Location : Bangalore, Hyderabad, Kochi, Pune Key Responsibilities: Interface with ASIC design teams to ensure DFT design rules and coverages are met. Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF) models...

  • DFT Engineer

    2 weeks ago


    Bangalore, India Globex Digital Full time

    Job Title :DFT Engineer/Senior Engineer/ Lead Engineer/DFT Architect Experience : 4years to 12yrs Location : Bangalore, Hyderabad, Kochi, Pune Key Responsibilities: - Interface with ASIC design teams to ensure DFT design rules and coverages are met. - Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF) models...

  • Dft engineer

    6 days ago


    Bangalore, India Angel And Genie Full time

    Role: DFT Engineer Location: Bangalore (work from office) Experience: 5+ years Job Description We are looking for an energetic, passionate and process oriented DFT Engineers who has extensive experience in planning, implementation and verification of DFT features for multiple So C. Direct Responsibilities of the role, but not limited to,  working on...

  • DFT Lead Engineer

    1 week ago


    bangalore, India 7Rays Semiconductors Full time

    Job Description-The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these.The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts.Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and simulations,...