Senior DFT Engineer
2 weeks ago
Job Title: DFT Engineer / Senior DFT Engineer / Lead / Manager / Staff Engineer Experience Range: 3 – 17 Years Location: Bangalore / Noida / Chennai Notice Period: Immediate to 90 Days Open Positions: Lead / Manager – 4 Positions Junior & Mid-Level – 20+ Positions (For multiple Customer-Based, In-House & Turnkey Projects ) Send Profiles to: Key Responsibilities Depending on experience level (Junior/Mid/Lead/Manager/Staff): Ownership of DFT architecture, planning, integration & verification Development of Scan/ATPG/MBIST/JTAG/BSCAN/Boundary Scan logic and flows DFT insertion, pattern generation, fault coverage analysis and sign-off Work with RTL, Physical Design, STA, and Silicon Validation teams ATPG coverage improvements, debugging and yield enhancement Memory BIST architecture and test algorithm integration Post-silicon bring-up, ATE vector debug, production ramp support Drive DFT methodologies, automation & best practices across projects Mentoring juniors, project planning & customer interaction (Lead/Manager roles) Mandatory Technical Skills Candidates should have experience in one or more DFT areas: ✔ Scan Insertion, Compression & ATPG ✔ JTAG/BSCAN/Boundary Scan/IEEE 1149.x ✔ MBIST/Logic BIST/Analog & Mixed-Signal BIST ✔ ATPG pattern debugging, DRC/Lint fixing, STA timing for test modes ✔ DFT Sign-off & Coverage closure Tool Experience (preferred): Siemens Tessent , Synopsys TetraMAX , D-Compiler , Modus , Genus , SMS , FastScan , TestMAX , Shell scripting , Python/TCL for automation Nice to Have / Emerging & Future DFT Technologies (To attract advanced profiles & future-ready talent) DFT for 2.5D/3D-IC & Chiplets (UCIe/OpenHBI testing frameworks) AI-Driven ATPG optimization & test time reduction DFT for RISC-V Architectures, Automotive ASIL standards Logic-Diagnosis, Scan-Compression Innovations LBIST for functional safety / ISO26262 compliance Design-for-Security (DFSec) – Secure JTAG, PUF, Anti-tamper DFT Silicon lifecycle management, Telemetry-based test analytics Yield ramp modeling & ML-based failure prediction Who Should Apply? We are looking for engineers who: Have strong fundamentals in digital/ASIC/SoC design & test Are passionate about innovation in DFT , automation & scalable methodologies Enjoy solving complex silicon challenges across latest technology nodes Can work in a fast-paced environment with global customers Perks & Career Growth Work on advanced nodes (7nm → 3nm → 2nm) and cutting-edge SoCs Opportunity to contribute to future-ready DFT workflows & R&D initiatives Leadership & customer-facing roles for high performers Exposure to In-House, Turnkey & Global Tier-1 Semiconductor projects Send Profiles to:
-
Senior DFT Engineer
1 week ago
bangalore, India L&T Technology Services Full timeL&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience. Job Location : Bangalore Skills Expertise should be : ATPG, SOC, ASIC DFT.
-
Senior DFT Engineer
1 week ago
bangalore, India Best NanoTech Full timeJob Title: Senior DFT Engineer (Architecture & Implementation)Location: BengaluruExperience: 5+ YearsAbout the Mission At Best NanoTech, we are building the silicon engines of the future. Whether it's AI accelerators or autonomous driving processors, our chips are massive and complex. Our DFT team is responsible for ensuring that every transistor we print...
-
Senior DFT Engineer
1 week ago
bangalore, India Best NanoTech Full timeJob Title: Senior DFT Engineer (Architecture & Implementation) Location: Bengaluru Experience: 5+ Years About the Mission At Best NanoTech, we are building the silicon engines of the future. Whether it's AI accelerators or autonomous driving processors, our chips are massive and complex. Our DFT team is responsible for ensuring that every transistor we print...
-
Senior DFT Engineer
1 week ago
bangalore, India ACL Digital Full timeJob Title: DFT Engineer / Senior DFT Engineer / Lead / Manager / Staff EngineerExperience Range: 3 – 17 Years Location: Bangalore / Noida / Chennai Notice Period: Immediate to 90 Days Open Positions:Lead / Manager – 4 PositionsJunior & Mid-Level – 20+ Positions (For multiple Customer-Based, In-House & Turnkey Projects)📧 Send Profiles to:...
-
Senior DFT Engineer
1 week ago
bangalore, India Eximietas Design Full timeHi All,Greetings from Eximietas...Position: Senior DFT Engineers/Leads/Architects.Experience: 5-20 Years.Locations:Bengaluru, IndiaVisakhapatnam, IndiaSan Jose (Bay Area), USAAustin, USAEligibility (US Roles): Valid H1B or candidates already in the U.S.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate...
-
Senior DFT Engineer
2 days ago
bangalore, India Eximietas Design Full timeHi All,Greetings from Eximietas...!Position: Senior DFT Engineers/Leads/Architects.Experience: 5-20 Years.Locations:Bengaluru, IndiaSan Jose (Bay Area), USAAustin, USAEligibility (US Roles): Valid H1B or candidates already in the U.S.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and...
-
Senior DFT Engineer
2 days ago
bangalore, India Eximietas Design Full timeHi All,Greetings from Eximietas...Position: Senior DFT Engineers/Leads/Architects.Experience: 5-20 Years.Locations:Bengaluru, IndiaSan Jose (Bay Area), USAAustin, USAEligibility (US Roles): Valid H1B or candidates already in the U.S.We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An intimate knowledge and...
-
Senior DFT Engineer
2 weeks ago
bangalore, India Eximietas Design Full timeHi All, Greetings from Eximietas...! Position: Senior DFT Engineers/Leads/Architects. Experience: 5-20 Years. Locations: Bengaluru, India Visakhapatnam, India San Jose (Bay Area), USA Austin, USA Eligibility (US Roles): Valid H1B or candidates already in the U.S. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An...
-
Senior DFT Engineer
2 weeks ago
bangalore, India Eximietas Design Full timeHi All, Greetings from Eximietas...! Position: Senior DFT Engineers/Leads/Architects. Experience: 5-20 Years. Locations: Bengaluru, India Visakhapatnam, India San Jose (Bay Area), USA Austin, USA Eligibility (US Roles): Valid H1B or candidates already in the U.S. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An...
-
Senior DFT Engineer
7 days ago
bangalore, India Eximietas Design Full timeHi All, Greetings from Eximietas...! Position: Senior DFT Engineers/Leads/Architects. Experience: 5-20 Years. Locations: Bengaluru, India Visakhapatnam, India San Jose (Bay Area), USA Austin, USA Eligibility (US Roles): Valid H1B or candidates already in the U.S. We are looking for SoC/ASIC Digital Design Engineer with experience in Design for Test (DFT). An...
