Static Timing Analysis
20 hours ago
Static Timing Analysis (STA) Engineer Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and physical design teams to achieve the target operating frequency and performance metrics. Key Responsibilities Timing Sign-off and Analysis Timing Closure Ownership: Drive all aspects of timing closure from pre-layout to post-layout for blocks, sub-systems, and/or the full chip. Constraint Management: Develop, validate, and maintain Synopsys Design Constraints (SDC) and timing constraints for all functional and test modes (e.g., Scan, MBIST). MMMC Analysis: Perform comprehensive timing analysis across multiple operating corners (Process, Voltage, Temperature - PVT) and various modes (Multi-Mode Multi-Corner). Critical Path Identification: Analyze timing reports to identify and debug critical paths and resolve all Setup and Hold violations. Signal Integrity (SI) & Noise: Incorporate advanced timing effects such as on-chip variation (OCV), signal integrity (crosstalk), and voltage drop (IR-drop aware STA) into the sign-off process. Methodology and Flow Develop, maintain, and enhance STA flows and methodologies to improve efficiency, robustness, and reduce analysis runtime. Automate repetitive tasks and report generation using scripting languages. Generate final timing reports and sign-off collateral for tape-out. Education Bachelor's or Master's degree in Electrical Engineering (EE), Electronics Engineering, VLSI, or a related field. Technical Skills & Experience Experience: 3+ years of experience in STA. EDA Tools: Expert proficiency with industry-standard Electronic Design Automation (EDA) tools from vendors like Synopsys (e.g., Fusion Compiler, ICC2, Primetime), Cadence (e.g., Innovus), or Mentor Graphics. Soft Skills Excellent analytical, debugging, and problem-solving skills. Strong verbal and written communication skills. Ability to work effectively in a team environment and collaborate across different engineering disciplines.
-
Static Timing Analysis
20 hours ago
bangalore, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) EngineerJob Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
Static Timing Analysis
2 weeks ago
bangalore district, India Mirafra Technologies Full time🚀 We’re Hiring – STA Engineer (Tempus Experience) | #Bangalore 🚀 Join Mirafra Technologies , a leading name in VLSI design and innovation , and be part of a dynamic engineering team! 💡🔹 Position: STA Engineer 🔹 Experience: 4+ Years 🔹 Location: Bangalore Key Skills & Responsibilities: Strong working knowledge of Synthesis, LEC, and STA...
-
Static Timing Analysis
2 weeks ago
bangalore, India Mirafra Technologies Full time🚀 We’re Hiring – STA Engineer (Tempus Experience) | #Bangalore 🚀Join Mirafra Technologies, a leading name in VLSI design and innovation, and be part of a dynamic engineering team! 💡🔹 Position: STA Engineer 🔹 Experience: 4+ Years 🔹 Location: BangaloreKey Skills & Responsibilities:Strong working knowledge of Synthesis, LEC, and STA...
-
Static Timing Analysis
1 week ago
Bangalore Division, India Mirafra Technologies Full time🚀 We’re Hiring – STA Engineer (Tempus Experience) | #Bangalore 🚀 Join Mirafra Technologies , a leading name in VLSI design and innovation , and be part of a dynamic engineering team! 💡🔹 Position: STA Engineer 🔹 Experience: 4+ Years 🔹 Location: Bangalore Key Skills & Responsibilities: Strong working knowledge of Synthesis, LEC, and STA...
-
Static Timing Analysis
16 hours ago
bangalore, India L&T Technology Services Full timeLTTS is looking for STA engineers with 5+ Years of experience, Detailed JD is mentioned below :: • Good knowledge of timing closure knowledge for high frequency timing, congestion, and area sensitive designs. • Can work closely with FE team for constraints development and constraints cleanup. • Work with partitions/block owner to give timing ECO for...
-
Finite Element Analysis Engineer
19 hours ago
bangalore district, India Creative Synergies Group Full timeAbout Creative Synergies Group: Global technology services company 40+ Fortune 500 clients 95% revenue from US, Europe, Japan based customers. Current Verticals: Transportation, Energy/Process Industry, Industrial Products, Hi-Tech Product Engineering Services (PES): Digital, Embedded, Mechanical Services Plant Engineering Services (Oil & Gas/ Process /...
-
Structural Analysis Engineer
1 week ago
Bangalore, Karnataka, , India Excellence and Eminence LLP Full time ₹ 12,00,000 - ₹ 36,00,000 per yearSummaryWe are hiring an Experienced Structural Analysis Engineer to perform detailed analysis of aircraft structures and systems, ensuring structural integrity and certification compliance. The role involves static, fatigue, and vibration analysis using FEM tools, with close collaboration across global engineering teams. Immediate joiners (within 15–20...
-
STA Engineers
16 hours ago
bangalore district, India LeadSoc Technologies Pvt Ltd Full timeStatic Timing Analysis (STA) Engineer Job Summary The Static Timing Analysis (STA) Engineer will own the timing sign-off and closure for complex integrated circuits (ICs) and/or System-on-Chips (SoCs). This role involves defining and validating timing constraints, performing multi-mode multi-corner (MMMC) timing analysis, and collaborating with design and...
-
STA Engineer
2 weeks ago
bangalore district, India Mirafra Technologies Full timeExp 5-8Yrs relevant Location- Germany Deliverables and Results: Timing and power Signoff data Digital timing and power sign-off guidelines Reports, analysis and scripts (perl/python) to improve Methodology Requirements: A sound knowledge in digital chip design including timing, power and IR drop analysis and verification as well as functional simulation Deep...
-
Static Data Management Manager, Officer
1 week ago
Bangalore, India State Street Corporation Full timeWho we are looking for Looking for seasoned static data professional who will work with DBM operations team to create accounts in system for clients, securities setup to execute trade.Respond to e-mail inquiries accurately and in a timely manner. Escalate and report issues, including systems related issues to the appropriate groups, track and ensure...