Senior Design Verification Engineer

1 week ago


Bengaluru, Karnataka, India ACL Digital Full time

We're Hiring – Design Verification Engineers (Bangalore)

ACL Digital is looking for strong Verification Engineers to join our client's team at Bangalore. If you have hands-on expertise in SystemVerilog, UVM, Debug, Processor/DSP subsystems, we want to hear from you

Senior Design Verification Engineer – DSP / Processor Subsystem

Location: Bangalore

Notice Period: Immediate to 20 Days only

Experience: 4 – 10 Years

Responsibilities

  • Develop and execute test cases and regressions for DSP/Processor subsystems.
  • Perform performance analysis for DSP/NPU workloads.
  • Work on coverage closure, regressions, and debug at IP/Subsystem level.
  • Collaborate with architecture, design, and software teams.
  • Develop C-based verification flows along with SV/UVM-based environments.

Requirements

  • Strong in SystemVerilog & UVM.
  • C-based verification experience (processors).
  • Knowledge of DSP architectures / Neural Network Engines (NNE).
  • Performance verification expertise (latency/throughput).
  • 4+ years of IP/Sub-system DV experience.

Senior Design Verification Engineer – Debug Subsystem

Location: Bangalore

Notice Period: Immediate to 30 Days only

Experience: 4 – 10 Years

Responsibilities

  • End-to-end Debug Subsystem Verification (trace, crash debug, visibility fabric).
  • Define and execute Verification Plans (VPlan).
  • Perform RTL DV, GLS, regression automation, and coverage closure.
  • Collaborate with SW & Architecture teams for debug feature validation.
  • Support ARM CPU debug infrastructure verification (CoreSight).

Requirements

  • Strong in SystemVerilog, UVM, RTL DV, GLS.
  • Understanding of ARM CoreSight Debug Architecture.
  • ARM CPU debug methodologies (trace, crash debug).
  • Strong knowledge of C programming + scripting (Python/Perl).
  • 4+ years of relevant verification experience.

Apply Now: prabhu.p@acldigital.com

WhatsApp for quick connect: +91 87543 87484

Notice Period: Immediate to 20 Days only



  • Bengaluru, Karnataka, India Eximietas Design Full time ₹ 15,00,000 - ₹ 20,00,000 per year

    Hi All,Greetings' fromEximietas Design....We are HiringSenior SOC Design Verification Engineer.Experience:8+ years.Location:Bengaluru or Hyderabad or Visakhapatnam.Job Description:We are seeking an experienced and highly skilledSenior SOC Design Verification Engineerwith a strong background inPCIE (Peripheral Component Interconnect Express)to join our team....


  • Bengaluru, Karnataka, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...


  • Bengaluru, Karnataka, India Eximietas Design Full time

    Eximietas Design Hiring Senior Design Verification (PCIE) Leads / ManagersExperience: 10+ Years.Job Description:# Lead SoC Design Verification efforts for complex projects, ensuringsuccessful execution of verification plans.# Develop and implement comprehensive verification strategies, includingtest plans, testbenches, and coverage analysis, for both...


  • Bengaluru, Karnataka, India Eximietas Design Full time

    Hi All, Greetings' from Eximietas Design.... We are Hiring Senior SOC Design Verification Leads / Architects. Experience: 10+ years Location: Bengaluru. Job Description: We are seeking an experienced and highly skilled Senior SOC Design Verification Engineer with a strong background in PCIE (Peripheral Component Interconnect Express) to join our team....


  • Bengaluru, Karnataka, India Tessolve Full time

    Job Title: Senior Design Verification Engineer – IP/SoC/Processor/GLSExperience: 5 to 15 YearsLocation: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida )Company: Tessolve SemiconductorJob Type: Full-Time | PermanentDomain: Semiconductor – Design VerificationJob Summary:Tessolve is hiring experienced Design Verification Engineers...


  • Bengaluru, Karnataka, India Tessolve Full time

    Job Title: Senior Design Verification Engineer – IP/SoC/Processor/GLSExperience: 5 to 15 YearsLocation: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida )Company: Tessolve SemiconductorJob Type: Full-Time | PermanentDomain: Semiconductor – Design VerificationJob Summary:Tessolve is hiring experienced Design Verification Engineers...


  • Bengaluru, Karnataka, India HCLTech Full time

    Job Description: Design Verification Engineer (Senior Level - 5+ years' experience)Company: HCL Tech Job Summary: We are seeking a highly accomplished Design Verification Engineer (DV) to join our elite team and lead the verification efforts for our most critical ASIC and So C projects.This senior-level position demands a mastery of verification...


  • Bengaluru, Karnataka, India HCLTech Full time

    Job Description:Design Verification Engineer (Senior Level - 5+ years' experience)Company: HCL TechJob Summary:We are seeking a highly accomplished Design Verification Engineer (DV) to join our elite team and lead the verification efforts for our most critical ASIC and SoC projects. This senior-level position demands a mastery of verification methodologies...


  • Bengaluru, Karnataka, India Tessolve Full time

    Job Title: Senior Design Verification Engineer – IP/SoC/Processor/GLS Experience: 5 to 15 Years Location: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida ) Company: Tessolve Semiconductor Job Type: Full-Time | Permanent Domain: Semiconductor – Design Verification Job Summary: Tessolve is hiring experienced Design Verification...


  • Bengaluru, Karnataka, India Tessolve Full time

    ### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional,...