Current jobs related to Multiple Open Roles - bangalore district - Capgemini Engineering

• 

  Multiple Open Roles

  2 weeks ago

  ---

  Bangalore, India Capgemini Engineering Full time

  Capgemini Weekend Hiring Drive On Below Multiple Roles – 15th November (Saturday)

• 

  Multiple Open Roles

  2 weeks ago

  ---

  bangalore, India Capgemini Engineering Full time

  Capgemini Weekend Hiring Drive On Below Multiple Roles – 15th November (Saturday) 🚀We are excited to invite talented professionals to join our team! If you have expertise in Cisco technologies and are looking for your next big opportunity, this is for you.📍 Locations: Pune | Mumbai | Bangalore | Gurgaon🗓 Date: 15th November (Saturday)📩 Send...

• 

  Opening for Senior RTL design role

  2 weeks ago

  ---

  bangalore district, India UST Full time

  Hi Opening for RTL Design Lead role 4-12+ yrs exp, FEINT (front end integration), skill set on RTL linting, CDC/RDC checks, logic synthesis, LEC in ECO context. Please share your resume to jayalakshmi.r2@ust.com Regards, Jaya

• 

  Opening for FPGA Design role

  2 days ago

  ---

  bangalore, India UST Full time

  Hi,We have an opening for FPGA Design engineer role - BangaloreREQUIRED: EXP: 5 to 12 years Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench developmentExperience with AMD Vivado & Vitis SDK & VItis AI tools.Experience with C/C++ in developing Embedded FW & scripting...

• 

  Opening for FPGA Design role

  3 days ago

  ---

  bangalore, India UST Full time

  Hi, We have an opening for FPGA Design engineer role - Bangalore REQUIRED: EXP: 5 to 12 years Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development Experience with AMD Vivado & Vitis SDK & VItis AI tools. Experience with C/C++ in developing Embedded FW &...

• 

  Opening for FPGA Design role

  1 day ago

  ---

  bangalore, India UST Full time

  Hi, We have an opening for FPGA Design engineer role - Bangalore REQUIRED: EXP: 5 to 12 years Experience with FPGA system design from IP Integration to implementation, Verilog RTL based IP design, Verilog/System Verilog based testbench development Experience with AMD Vivado & Vitis SDK & VItis AI tools. Experience with C/C++ in developing Embedded FW &...

• 

  Opening for Senior RTL design role

  1 week ago

  ---

  Bangalore, India UST Full time

  Hi Opening for RTL Design Lead role 4-12+ yrs exp, FEINT (front end integration), skill set on RTL linting, CDC/RDC checks, logic synthesis, LEC in ECO context. Please share your resume to Regards, Jaya

• 

  Opening for Senior RTL design role

  6 days ago

  ---

  bangalore, India UST Full time

  Hi Opening for RTL Design Lead role 4-12+ yrs exp, FEINT (front end integration), skill set on RTL linting, CDC/RDC checks, logic synthesis, LEC in ECO context. Please share your resume to Regards, Jaya

• 

  Lead Data Analyst

  6 days ago

  ---

  bangalore, India Open Financial Technologies Full time

  Job Description : Lead Data Analyst About Open: OPEN is a leading connected finance platform that empowers finance teams to manage their cashflow better by managing all their business finance systems, right from banking to accounting ERP, payments,CRM, HRMS etc. - in one place. OPEN, India's 100th Unicorn, has been awarded the ‘Best Workplace 2024’ by...

• 

  Opening for FPGA Verification role

  2 weeks ago

  ---

  bangalore district, India UST Full time

  Hi, Please find the JD below. FPGA Verification, 4 to 7 years of experience. Develop and implement verification plans for FPGA designs. Design and maintain testbenches for FPGA projects. Conduct functional simulations and analyze results. Collaborate with design engineers to understand design intent and constraints. Document verification processes and...