BITSILICA | AMS Verification Engineers | india
6 days ago
About the Role -
- Lead AMS IP/chip verification, including reviewing design specifications and defining and executing a verification plan to ensure compliance with specifications.
- Architect, implement, and automate analog, digital, and AMS test benches to verify pre-silicon designs.
- Build System Verilog real number analog behavioral models, monitors, and checkers for DMS/AMS design.
- Work closely with analog, digital, and system designers to verify the implementation meets system requirements.
- Collaborate with digital design verification engineers to architect and implement tests to verify analog/digital interfaces.
- Lead the development of AMS simulation and verification methodologies.]
Job Description:
- Strong in Analog & Mixed Signal fundamentals
- Bachelor’s degree in Electrical Engineering, relevant technical field, or equivalent practical experience.
- 2.6+ years of AMS design verification experience – 2.6+Yrs profiles with strong technical skills will be pushed for IV schedule.
- Fluent in System Verilog and real number modelling.
- Experience with Cadence Spectre and AMS simulator.
- Proven understanding of analog IPs, including Bandgap, oscillator, ADC/DAC, LDO, PLL, and Serdes.
- Proficient with a scripting language, such as Python, Tcl, or Perl is mandatory.
Qualifications - B.Tech/M.Tech preferable in VLSI/Electronics and Communication/Electrical and Electronics
Pay range and compensation package - Best in Industry Standard
-
AMS Verification Engineers
6 days ago
India BITSILICA Full timeAbout the Role - Lead AMS IP/chip verification, including reviewing design specifications and defining and executing a verification plan to ensure compliance with specifications. Architect, implement, and automate analog, digital, and AMS test benches to verify pre-silicon designs. Build System Verilog real number analog behavioral models, monitors,...
-
india BITSILICA Full timeOver 8 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow Proficient with Verilog, System Verilog and UVM. · Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard) · Good in defining and developing UVM based verification frameworks, testbenches, processes and flows. · Good in...
-
india BITSILICA Full timeBITSILICA is hiring experienced professionals for the below position. Experience: 5 to 8 years. Location: Bangalore. Skills Required: Excellent Python programming skills with proven experience of writing test software to validate product usecases at a system and unit test level. Extensive on-chip application validation experience with a clear...
-
india BITSILICA Full timeBITSILICA is hiring experienced professionals for the below position. Experience: 5 to 8 years. Location: Bangalore. Skills Required: Excellent Python programming skills with proven experience of writing test software to validate product usecases at a system and unit test level. Extensive on-chip application validation experience with a clear...
-
India BITSILICA Full timeAbout the RoleWe are seeking an experienced Electrical Engineer to lead our Analog and Mixed Signal (AMS) verification efforts. As a key member of our team, you will be responsible for reviewing design specifications, developing verification plans, and executing them to ensure compliance with specifications.Responsibilities include:Leading AMS IP/chip...
-
india BITSILICA Full timeBITSILICA is hiring experienced professionals for the below position.Experience: 5 to 8 years.Location: Bangalore.Skills Required:Excellent Python programming skills with proven experience of writing test software to validate product usecases at a system and unit test level. Extensive on-chip application validation experience with a clear understanding of...
-
BITSILICA | Engineer | india
2 days ago
india BITSILICA Full timeHiring for STA Engineer 4+ years of experience in STA at IP or SoC level using Primetime - Must be good in scripting, primarily tcl - Good understanding of Hardmacro development cycle and STA collaterals - Experience in DDR IP development, SerDes IP Development and Testchip development is a plus - Must be good in digital design concepts and understanding of...
-
BITSILICA | Engineer | india
2 days ago
india BITSILICA Full timeHiring for STA Engineer 4+ years of experience in STA at IP or SoC level using Primetime - Must be good in scripting, primarily tcl - Good understanding of Hardmacro development cycle and STA collaterals - Experience in DDR IP development, SerDes IP Development and Testchip development is a plus - Must be good in digital design concepts and understanding of...
-
AMS Verification
2 weeks ago
India Connectpro Management Consultants Private Limited Full timeMNC client of Connectpro Location- Ahmedabad Experience- 4+ yrs · Behavioral modeling: Verilog, Wreal or SV-RNM -Full · AMS Verification for SoC or IPs -Full · Test plan preparation as per the dynamics of product specifications - Full · Dealing challenges with AMS methodologies of Cadence: irun/xrun or Synopsys : XA-VCS or Mentor Eldo ADMS...
-
BITSILICA | Engineer
1 day ago
india BITSILICA Full timeHiring for STA Engineer4+ years of experience in STA at IP or SoC level using Primetime- Must be good in scripting, primarily tcl- Good understanding of Hardmacro development cycle and STA collaterals- Experience in DDR IP development, SerDes IP Development and Testchip development is a plus- Must be good in digital design concepts and understanding of...
-
SOC AMS Verification Lead
2 months ago
india L&T Semiconductor Technologies Full timePurpose: As a SoC Analog and Mixed Signal Verification Engineer in the semiconductor industry, the role includes working on the Soc level analog and mixed signal verification which includes verifying all analog-to-digital and digital-to-analog interfaces verification. Creating a testbench, testcases around those sub-systems and signing off on all those...
-
india Renesas Electronics Full timeJob Description: Coding of simulation infrastructure using SystemVerilog & VerilogAMS Actively involved in all stages of product development including specification, circuit design, circuit modeling, verification, design for test, and silicon debug. Set up AMS verification environment, develop, and verify self-tested test benches for Mixed Signal chips...
-
Staff/senior Staff AMS Verification Engineer
3 weeks ago
India Renesas Electronics Full timeJob Description: Coding of simulation infrastructure using SystemVerilog & VerilogAMS Actively involved in all stages of product development including specification, circuit design, circuit modeling, verification, design for test, and silicon debug. Set up AMS verification environment, develop, and verify self-tested test benches for Mixed Signal...
-
Senior Design Verification Engineer
1 month ago
india BITSILICA Full timeOver 8 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flowProficient with Verilog, System Verilog and UVM.· Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard)· Good in defining and developing UVM based verification frameworks, testbenches, processes and flows.· Good in...
-
BITSILICA | Senior Design Engineer | india
4 weeks ago
india BITSILICA Full timeNeed resource with the following skills: · .LIB timing file generation · Verilog Modelling · Analog design characterization - familiarity with Cadens spectre and Synopys Hspice · Additional help with Analog Quality Checks : EM/IR simulation
-
India BITSILICA Full time**Company Overview:** BITSILICA is a renowned provider of innovative solutions in the field of digital design.We are seeking an exceptional STA Engineer to join our team, focusing on designing and developing complex digital systems.**Estimated Salary Range:** ₹1,500,000 - ₹2,500,000 per annum, commensurate with experience.**Job Description:**As a Senior...
-
india Connectpro Management Consultants Private Limited Full timeMNC client of ConnectproLocation- AhmedabadExperience- 4+ yrs· Behavioral modeling: Verilog, Wreal or SV-RNM -Full· AMS Verification for SoC or IPs -Full· Test plan preparation as per the dynamics of product specifications - Full· Dealing challenges with AMS methodologies of Cadence: irun/xrun or Synopsys: XA-VCS or Mentor Eldo ADMS -Partial· Testcase...
-
AMS Verification Engineer| 5 to 10 years | Bangalore
2 months ago
India Capgemini Engineering Full timeJob Description: Strong background in defining and developing verification Infrastructure for Mixed Signal semiconductor produc tsGood understanding of analog circuits, ability to come up with Analog Models requir edExpertise in Cadence Virtuoso, Cadence Spectre, Verilog- AMS/ System Verilog, U VMThorough understanding of AMS simulations, digital RTL,...
-
Ams verification engineer| 5 to 10 years | bangalore
2 months ago
India Capgemini Engineering Full timeJob Description: Strong background in defining and developing verification Infrastructure for Mixed Signal semiconductor produc ts Good understanding of analog circuits, ability to come up with Analog Models requir ed Expertise in Cadence Virtuoso, Cadence Spectre, Verilog- AMS/ System Verilog, U VMThorough understanding of AMS simulations, digital RTL,...
-
Senior Embedded Validation Engineer
22 hours ago
India BITSILICA Full timeBITSILICA is hiring experienced professionals for the below position. Experience: 5 to 8 years. Location: Bangalore. Skills Required: Excellent Python programming skills with proven experience of writing test software to validate product usecases at a system and unit test level. Extensive on-chip application validation experience with a...