
DFT Lead
1 day ago
Lead Soc is hiring DFT Leaders
Hands on experience working in DFT with scan insertion.
Good communication and analytical skills and Team handling.
Experience: 9 years to 20 years
Location: Bangalore
Please share your profile to jhansi.bv@leadsoc.com for further discussion
-
DFT Lead
1 day ago
bangalore district, India 7hillsTS Full timeKey skills with hand on: DFT, MBIST, Scan Insertion, ATPG, Full Chip ,SOC ,VLSI Experience: 5 - 25 years Work Location: Trivandrum, Bangalore, Hyderabad, Chennai, Pune Education: Engineering (excluding Mechanical/Civil) Detailed JD: 5+ years' experience in ASIC/DFT - simulation and Silicon validation, •Should have worked in at least one Full chip DFT...
-
DFT Lead Engineer
1 day ago
bangalore district, India 7Rays Semiconductors Full timeJob Description- The candidate is expected to have clear understanding of IJTAG, P1500 protocols and should have hands on experience of at least one of these. The candidate is expected to have clear understanding of BSCAN,MBIST, SCAN, ATPG and Simulation concepts. Must be hands-on with MBIST insertion, Scan Insertion, ATPG pattern generation and...
-
DFT Lead
5 days ago
Bangalore, India LeadSoc Technologies Pvt Ltd Full timeLead Soc is hiring DFT Leaders! Hands on experience working in DFT with scan insertion. Good communication and analytical skills and Team handling. Experience: 9 years to 20 years Location: Bangalore Please share your profile to jhansi.bv@leadsoc.com for further discussion
-
DFT Lead
4 days ago
Bangalore, India LeadSoc Technologies Pvt Ltd Full timeLead Soc is hiring DFT Leaders! Hands on experience working in DFT with scan insertion. Good communication and analytical skills and Team handling. Experience: 9 years to 20 years Location: Bangalore Please share your profile to for further discussion
-
DFT Lead
5 days ago
bangalore, India LeadSoc Technologies Pvt Ltd Full timeLead Soc is hiring DFT Leaders!Hands on experience working in DFT with scan insertion. Good communication and analytical skills and Team handling. Experience: 9 years to 20 yearsLocation: BangalorePlease share your profile to jhansi.bv@leadsoc.com for further discussion
-
DFT Lead
3 days ago
bangalore, India Tech Mahindra Full timeHiTech Mahindra hiring DFT Engineers for Bangalore location.Exp: 9-14yrsLocation: BangaloreNP: 0-45daysJD:1. Experience with DFT tools such as Synopsys DFT Compiler, TestKompress and Xelium2. 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN3. Strong knowledge of DFT techniques such as Scan Chains, ATPG, Boundary...
-
Lead DFT Engineer
1 week ago
bangalore, India ACL Digital Full timeJob Title: Lead DFT EngineerExperience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC DesignJob Summary:We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with...
-
Dft lead engineer
5 days ago
Bangalore, India ACL Digital Full timeDFT Lead : Work Location - Bangalore Experience - 7+ Years Desired Skills and Experience –· 7+ years of experience/concept on all aspects of DFT i.e. SCAN/ATPG, MBIST, Boundary Scan. · DFT logic integration and verification. · Experience in debugging low coverage and DRC fixes · Gate Level ATPG simulation with and without timing. · Pattern...
-
Lead DFT Engineer
3 days ago
bangalore, India Tech Mahindra Full timeOpen position:- Lead DFT EngineerExperience: - 7+ yearsLocation:- BangaloreNP: - Immediate to 15 daysJD: -1. Experience with DFT tools such as Synopsys DFT Compiler, Test Kompress and Xelium.2. Minimum 7+ years of experience in DFT engineering, with a focus on Scan Insertion and ATPG, ICL, SSN3. Strong knowledge of DFT techniques such as Scan Chains, ATPG,...
-
DFT Engineer
1 day ago
bangalore district, India Globex Digital Full timeJob Title :DFT Engineer/Senior Engineer/ Lead Engineer/DFT Architect Experience : 4years to 12yrs Location : Bangalore, Hyderabad, Kochi, Pune Key Responsibilities: Interface with ASIC design teams to ensure DFT design rules and coverages are met. Generate high-quality manufacturing ATPG test patterns for stuck-at (SAF), transition fault (TDF) models...