▷ [11/10/2025] Verification Engineer - UVM/System Verilog
23 hours ago
Job Description Job Description - Define and implement verification strategies and test plans for DDR memory interface designs. - Develop UVM/SystemVerilog-based testbenches and reusable verification components. - Perform protocol-level verification for DDR memory interfaces and validate compliance. - Collaborate with architecture, RTL, and system teams to understand design intent and corner cases. - Own functional coverage, regression setup, and closure. - Integrate DDR models, controllers, PHYs, and validate their interactions. - Debug and resolve simulation failures and functional issues. - Drive code and functional coverage improvements to ensure thorough verification. - Lead or participate in technical reviews and mentor junior engineers. Required Skills - 10+ years of hands-on experience in ASIC/IP/SoC verification. - Strong expertise in SystemVerilog, UVM, and functional coverage methodology. - In-depth understanding and working experience with DDR3/DDR4/DDR5/LPDDR protocols. - Experience with DDR controllers, PHY integration, and JEDEC standards. - Proficient in simulation and debug tools such as Synopsys VCS, Cadence Xcelium, QuestaSim, etc. - Good scripting skills in Python, Perl, or Shell for automation and regression management. - Excellent debugging and problem-solving skills. - Familiarity with AXI/AHB protocols and interconnects is a plus. - Experience working with memory models and timing analysis. Preferred Qualifications - Experience with post-silicon validation or DDR hardware bring-up. - Knowledge of formal verification tools and techniques. - Experience with low power verification and timing closure tools. (ref:hirist.tech)
-
AMS Verification Engineer
3 weeks ago
Hyderabad, India SKYGATE CONSULTING Full timeKey Responsibilities - AMS Verification- Work in Analog Mixed-Signal (AMS) Verification for SoCs, subsystems, and IPs.- Hands-on experience with AMS simulation environments using Cadence, Synopsys, or Mentor tools.- Solid understanding of analog and mixed-signal circuits, including - comparators, op-amps, switched-cap circuits, ADCs/DACs, current mirrors,...
-
Senior Verification Engineer
3 weeks ago
Hyderabad, India Stealth Mode Startup - AI Product Based Company Full timeAbout the Role : We are seeking a talented Senior ASIC Verification Engineer to join our dynamic team. The successful candidate will be responsible for leading and executing verification efforts for complex ASIC designs, ensuring the quality and reliability of our products.This is what you are responsible for : - Develop and maintain verification plans,...
-
Bengaluru, India Google Full timeJob Description Minimum qualifications: - Bachelor's degree in Electrical Engineering or Computer Science, or equivalent practical experience. - 4 years of experience verifying digital logic at RTL using SystemVerilog for ASICs. - Experience verifying digital systems using standard IP components/interconnects (microprocessor cores or hierarchical memory...
-
AMS Verification Engineer
1 week ago
Hyderabad, India LanceSoft, Inc Full timeJob Description :The position involves design verification of next generation IPs /SoCs with emphasis on verifying and signing off performance and power along with functionality by developing the needed RNM models . This role will require the candidate to understand and work on all aspects of VLSI Verification cycle like Testbench architecture, Verification...
-
Senior Design Verification Engineer
3 weeks ago
india BITSILICA Full timeOver 10 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow Proficient with Verilog, System Verilog and UVM. · Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard) · Good in defining and developing UVM based verification frameworks, testbenches, processes and flows. · Good...
-
Lead Verification Engineer
5 days ago
Hyderabad, India Truechip Full timeJob Description Lead Verification Engineer SoC Verification Engineer >> Lead Verification Engineer Post Lead Verification Engineer Required Experience 7 to 12 years Location: Bangalore,Delhi NCR,Hyderabad Openings 8-10 Education BE/B.Tech./MS/M.Tech.(Electronics or Electronics & Communication) Must haves: Worked on IP and SOC level verification 7-12 years of...
-
Verification Lead Design Engineer
4 days ago
Bengaluru, Karnataka, India, Karnataka Cadence System Design and Analysis Full timeBE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer.5+ years of Design Verification experience with SV/UVMStrong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must.Design Verification experience verifying complex designs and...
-
Senior Design Verification Engineer-Onsite
4 days ago
Hyderabad, Telangana, India, Telangana BITSILICA Full timeOver 10 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flowProficient with Verilog, System Verilog and UVM.· Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard)· Good in defining and developing UVM based verification frameworks, testbenches, processes and flows.· Good in...
-
Senior Design Verification Engineer
2 weeks ago
Hyderabad, India BITSILICA Full timeOver 10 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flowProficient with Verilog, System Verilog and UVM.· Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard)· Good in defining and developing UVM based verification frameworks, testbenches, processes and flows.· Good in...
-
Senior Design Verification Engineer-Onsite
3 days ago
Hyderabad, India BITSILICA Full timeOver 10 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow Proficient with Verilog, System Verilog and UVM. · Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard) · Good in defining and developing UVM based verification frameworks, testbenches, processes and flows. · Good...
