Design Verification Engineer

4 days ago


Nagpur India Uplers Full time

Job Description Experience: 3.00 + years Salary: INR 2680000-3750000 / year (based on experience) Expected Notice Period: 30 Days Shift: (GMT+05:30) Asia/Kolkata (IST) Opportunity Type: Remote Placement Type: Full Time Permanent position(Payroll and Compliance to be managed by: Architect Labs) (*Note: This is a requirement for one of Uplers client - Architect Labs) What do you need for this opportunity Must have skills required: Data Analytics, emulation, Tape-out, SystemVerilog, testbench, UVM/OVM, VCS, Python, design verification, SoC Design Architect Labs is Looking for: As a Design Verification Engineer at Architect Labs, you'll redefine the hardware design and verification process, methodology, and tools using our proprietary AI models and systems. In that context, we are seeking mid-level front-end hardware engineers to help build and curate high-quality RTL and verification datasets for AI training and evaluation. You'll work on test-benches, coverage analysis, assertion coding, debug- friendly measurements, curation, and labeling of AI-generated collateral. Responsibilities What We'd Like to See - Create detailed test plans based on design specifications - Specify and build a UVM-based validation infrastructure for POC designs. - Develop directed and random test cases to thoroughly test the design. - Execute simulations and analyze results to identify and debug RTL/Verif bugs. - Analyze simulation logs, coverage reports, waveform traces, and generate convergence data for AI models. - Label, categorize verification outcomes (pass/fail, assertion hits, coverage, etc.) - Identify, classify, tabulate, and generate analytics for DV bug/fix patterns. - Help in prompt-tuning, generating rules, and guardrails for our RTl coding agents and models. - Collaborate with ML engineers to build evaluation datasets, internal benchmarks, and evaluate model behavior and performance on verification tasks. Requirements - Bachelor's (or more) degree; 3+ years of experience in design/IP verification flows. - Proficiency in System Verilog & standard verification methodologies (UVM, OVM) - Experience with simulation and debugging tools like VCS, Xcelium, Verdi, etc.. - Experienced in test-bench, stimuli, checkers, score-boards, and monitors development - Familiarity with coverage methodology, signature, and bug analysis - Scripting skills in Python/Perl for test automation - Familiarity with SoC integration and design principles. Education - Bachelor's or Master's degree in Computer Science, Electrical Engineering, or a related field from a Tier-1 institution (IITs, IIITs, BITS Pilani, NIT Trichy/Surathkal/ Warangal, etc.). - Strong academic and research orientation is a plus. Preferred: - Experienced in at least one product-level tape-out. - Data analytics skills, data annotation experience. - Flexibility in work hours, sync with PST timeline when needed. - Experience in Emulation methodology and tool flow. Collaboration & Time Zone - You'll work remotely from India but collaborate daily with the Palo Alto team. - Must have excellent written and spoken English communication, clear, concise, and proactive. - Expect regular standups and sprint syncs with California (typically between 811 PM IST/ 710 AM PST). - We value responsiveness, initiative, and a sense of ownership that transcends time zones. Interview Process - Technical R1 (Code writing) - Technical R2 (Technical discussions + Live Coding + Behavioural) How to apply for this opportunity - Step 1: Click On Apply And Register or Login on our portal. - Step 2: Complete the Screening Form & Upload updated Resume - Step 3: Increase your chances to get shortlisted & meet the client for the Interview About Uplers: Our goal is to make hiring reliable, simple, and fast. Our role will be to help all our talents find and apply for relevant contractual onsite opportunities and progress in their career. We will support any grievances or challenges you may face during the engagement. (Note: There are many more opportunities apart from this on the portal. Depending on the assessments you clear, you can apply for them as well). So, if you are ready for a new challenge, a great work environment, and an opportunity to take your career to the next level, don't hesitate to apply today. We are waiting for you



  • Bengaluru, India Eximietas Design Full time

    Job Description Title: Design Verification Engineer Experience: 4 Description: Experience in verification of DDR/PCIe/USB/Ethernet protocols Strong knowledge of verification methodologies (UVM/OVM) Proficiency in Verilog/VHDL and SystemVerilog Expertise in using simulation tools such as ModelSim, VCS, etc. Experience with protocol-specific tools (e.g., PCIe...


  • Bengaluru, India Eximietas Design Full time

    Job Description Exp: 5+ Years Job Description: - Extensive experience in IP/SOC Verification. - Proficiency in System Verilog and UVM. - Hands-on experience in verifying IP protocols such as PCIe, DDR, USB, Ethernet, CXL, HDMI, MIPI, DSI, CS, GLS, CPU Verification, or other high-speed protocols. - Familiarity with scripting languages like Python, Perl, TCL,...


  • Hyderabad, India Quest Global Full time

    Job Description Job Requirements Job Title: Design Verification Engineer We are currently seeking a skilled Design Verification Engineer to join our team on a temporary basis. As a Design Verification Engineer, you will be responsible for ensuring the accuracy and functionality of our designs through rigorous testing and verification processes. Key...


  • India Xilinx Full time

    Job Description WHAT YOU DO AT AMD CHANGES EVERYTHING At AMD, our mission is to build great products that accelerate next-generation computing experiences-from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to...

  • Design Engineer

    7 days ago


    Bengaluru, India Antal International Network Full time

    Job Description Job Description Summary role description: Hiring Design Engineer - Verification for a global leader in electronic design and engineering solutions, empowering innovation in chips and advanced electronic systems. Company description: Our client is a global leader in providing design and engineering solutions, offering advanced tools that...


  • greater bengaluru area, india Tessolve Full time

    ### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...


  • greater bengaluru area, india Tessolve Full time

    ### Job Description: ASIC Design Verification Engineer**Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany.**Experience Range:** 5 to 20+ years**Key Responsibilities:**- Develop and execute test plans to verify complex ASIC designs.- Utilize System Verilog (SV) and UVM methodologies for verification tasks.- Perform functional, formal, GLS...


  • greater bengaluru area, india Tessolve Full time

    ### Job Description: ASIC Design Verification Engineer **Location:** - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. **Experience Range:** 5 to 20+ years **Key Responsibilities:** - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional, formal,...


  • india ACL Digital Full time

    ACL Digital Hiring for the below requirement Designation: DV engineers Experience: 8-10+ years Location: Bangalore Job Description: 1. Hands-on experiences on SV/UVM/Specman 2. Familiarity with formal-based verification 3. Running regression and debugging failures independently 4. Experience in functional and code coverages 5. Independently handling...


  • India ACL Digital Full time

    Senior Design Verification Engineer Experience : 5-10 years Location : Hyderabad Functional Verification Engineer Role Summary: We are seeking an experienced Functional Verification Engineer with strong expertise in SystemVerilog/UVM to develop and maintain verification environments for block-level and IP-level designs. The ideal candidate will be proactive,...