DDR PHY IP DV Engineer

4 weeks ago

Bengaluru, Karnataka, India Advanced Micro Devices (AMD) Full time
Job Description

The ideal candidate will get to work on Verification of complex Analog Mixed Signal IPs (with significant Digital and Analog content) that are delivered to various AMD SoCs.

KEY RESPONSIBILITIES:

- Verification of IP features : Feature Test plan creation, Verification of the IP in RTL, Gatesim and Analog Mixed Signal simulations.
- Create methodology-based (UVM) verification testbenches and components from scratch for various IP features.
- Quality deliverables through regressions
- Verification coverage: code-coverage, functional coverage, assertions, to achieve 100% verification completeness
- Reviews, and feedback to design/architecture teams.

PREFERRED EXPERIENCE:

- Expertise in System Verilog, methodology based testbench architectures such as UVM, and System Verilog assertions
- Expertise in code and functional coverage,
- Excellent Problem solving and debugging skills.
- Excellent Communication skills
- Strong digital design knowledge, SoC design flow
- Knowledge on AMS designs (SERDES or Memory PHYs such as DDR, GDDR) and Mixed signal verification methodology is an added advantage.
- UPF based RTL low power verification
- Prior experience in working on IPs with mixed signal content will be helpful.
- Prior experience of technical leadership will be an asset.

  • IP Verification Lead( LPDDR/DDR PHY)

    1 week ago

    Bengaluru, Karnataka, India AMD Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    WHAT YOU DO AT AMD CHANGES EVERYTHINGWe care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our...

  • DDR Verification Engineer

    4 days ago

    Bengaluru, Karnataka, India Team Computers Full time ₹ 15,00,000 - ₹ 25,00,000 per year

    Job Description: We are looking for DDR Verification Engineers to work on high-performance memory subsystems.Responsibilities:Perform DDR protocol-level verification for SoC designsDevelop SV/UVM-based test environmentsDebug and validate DDR timing and performance complianceEnsure coverage closure for DDR controller and PHY verificationCollaborate with...

  • Senior DV Engineer

    4 weeks ago

    Bengaluru, Karnataka, India L&T Technology Services Full time

    LTTS is hiring for Design Verification Engineers with 5+ Years of experience.Job Location : Bangalore, IndiaDetailed JD is as below ::Job Description DV Positions:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verificationDevelop functional tests based on verification test planDrive Design...

  • Senior DV Engineer

    3 weeks ago

    Bengaluru, Karnataka, India L&T Technology Services Full time

    LTTS is hiring for Design Verification Engineers with 5+ Years of experience. Job Location : Bangalore, IndiaDetailed JD is as below ::Job Description DV Positions: Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verification Develop functional tests based on verification test plan Drive Design...

  • Senior DV Engineers

    4 weeks ago

    Bengaluru, Karnataka, India L&T Technology Services Full time

    LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned. 8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based...

  • Senior DV Engineers

    3 weeks ago

    Bengaluru, Karnataka, India L&T Technology Services Full time

    LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned. 8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based...

  • Wifi Phy

    2 weeks ago

    Bengaluru, Karnataka, India Qualcomm Full time

    Company Qualcomm India Private Limited Job Area Engineering Group Engineering Group Hardware Engineering General Summary Job Overview Qualcomm WLAN HW team in Bangalore is responsible for developing and delivering best in class WLAN WiFi solutions which are setting benchmark in wireless industry In this role of WLAN...

  • ModemIP/ WRD DV

    2 days ago

    Bengaluru, Karnataka, India Qualcomm Full time ₹ 1,04,000 - ₹ 1,30,878 per year

    General Summary:QCT's Bangalore Wireless R&D(WRD) HW team in Bangalore is looking for experienced Wireless HW design verification engineers to work on Qualcomms best in class chipsets for mobile phones, wearables and IOT . Candidate will be working with ASIC designs on the latest technology nodes. This role will require the candidate to understand and work...

  • IP/PHY Staff Design Verification Engineer

    2 weeks ago

    Bengaluru, Karnataka, India Qualcomm Full time ₹ 10,00,000 - ₹ 25,00,000 per year

    Company:Qualcomm India Private LimitedJob Area:Engineering Group, Engineering Group > Hardware EngineeringGeneral Summary:As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for all. As a Qualcomm Hardware...

  • Infra Ip Dv

    4 weeks ago

    Bengaluru, Karnataka, India Qualcomm Full time

    Company Qualcomm India Private LimitedJob Area Engineering Group Engineering Group Hardware EngineeringGeneral Summary Ownership of System Memory Management SMMU IP test bench and collaterals for the next generation System-on-chip SoC for smartphones tablets and other product categories System Memory Management Unit does virtual to physical address...