3 Days Left: Senior Design Verification Engineer

5 days ago


Bangalore, India UST Full time

Job Description: As a Sr. SoC Design Verification Engineer, you will be responsible for Design for Debug architecture verification related tasks including creating test cases and test bench using UVM methodology. Capacity could include full chip and/or system functional verification with defining verification strategies, methodology and test plan to enable effective verification. Coordinate cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan. Using system full application to verify performance and identify short falls. Responsibility - Pre-silicon system verification. This include SoC, FPGA & Full Chip design verification. - Create testcase and testbench with UVM methodology - Fullchip/system functional verification, by defining verification strategies/methodology and test plan to enable effective verification - Coordinate/interface cross functional efforts with Design, SW, Architecture team to achieve full coverage verification plan - Experience on Emulation will be an add on. Qualifications: - 6+ years of experience with complex ASIC designs and/or verification - Familiar with System Verilog language - Experience on UVM verification methodology, and formal verification method - Working knowledge of scripting in Linux/ Unix environments as well as proficiency in Perl and or Python is desirable. - Experience with Design for Debug (JTAG, High speed USB, PCIe based debug, Visualization of Internal Signal) architecture and design verification of same. - Experience with ARM and RISC Debug Architectures is desired with focus on design verification. - Any prior working experience on UltraSoC/ Tessent Embedded Analytics Debug Architecture will be a plus but not must for this position. - Strong communication skills and the ability to work with a team spread across different geography sites - Flexible in dynamic environment Contact: Ms. Anna - WhatsApp +84935059669 Email: anh.thivannguyen@ust.com



  • Bangalore, India Jobted IN C2 Full time

    At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life-saving robots, our digital and software technology experts think outside the box as they provide unique R&D and...


  • Bangalore, India ACL Digital Full time

    Senior Design verification Engineer Mandatory Skill : PCIE Experience : 5 years Design Verification Engineer responsible for ensuring functional correctness of ASIC/SoC designs. Key Task: Develop and execute verification plans for complex digital designs. Coverage: Achieve functional and code coverage targets through constrained random and directed testing....


  • Bangalore, India Tessolve Full time

    Job Title: IP/SOC Verification Engineer Experience: 5+ Years Tessolve Semiconductor Immediate to 30 Days Employment Type: Full-time / Permanent Tessolve Semiconductor, part of the Hero Group, is a leading engineering services company offering end-to-end silicon and system design solutions. Tessolve provides expertise across ASIC design, verification,...


  • bangalore, India HCLTech Full time

    Hello VLSI folks!HCL Engineering - Semiconductor - Hiring Design Verification Engineer (Senior Level - 5 to 20Years years’ experience) - Chennai, Bangalore.Interested aspirants could email your profile to magenderan.r@hcltech.com /Call 8050996119.We will discuss in details on the job profile & responsibilities.Company: HCL TechJob Summary:We are seeking a...


  • bangalore, India Cadence System Design and Analysis Full time

    BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 5+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals, environment planning, test plan generation, environment development is a must. Design Verification experience verifying complex designs...


  • bangalore, India HCLTech Full time

    Hello VLSI folks! HCL Engineering - Semiconductor - Hiring Design Verification Engineer (Senior Level - 5 to 20Years years’ experience) - Chennai, Bangalore. Interested aspirants could email your profile to /Call .We will discuss in details on the job profile & responsibilities. Company: HCL Tech Job Summary: We are seeking a highly accomplished Design...


  • Bangalore, India ACL Digital Full time

    Senior Design Verification Engineer Experience: 4 to 10 Years. Perform verification of complex digital designs at block and system level. Work closely with RTL design and architecture teams to identify issues. Experience with scripting languages like Python, Perl, or Tcl. Bachelor’s or Master’s degree in Electronics, Electrical, or related field. ACL...


  • bangalore, India Omni Design Technologies Full time

    We are looking for an experienced digital verification engineer, who is capable of driving the required verification flows for our mixed-signal designs. The ability to work closely with rtl design team and the analog team, and to develop detailed verification flows, is a key feature of this role QualificationsYou will be part of a Verification Team.You will...

  • Senior Engineer

    3 weeks ago


    Bangalore, Karnataka, India Thales Full time

    Location Bangalore - Indraprastha India Thales people architect solutions that enable two-thirds of planes to take off and land safely We create in-flight entertainment systems that engross 50 million fliers every year and we develop the avionics that control the world s largest commercial aircrafts Our simulators train the next generation of pilots for...


  • bangalore, India Hays Full time

    We are looking Verification engineer with 5-8 years experience to support our client in Bangalore., Pls share your resume if you have only available within Immediate to max 30 days notice. Mention your notice period details: 30 days Company: Hays ( – Payroll Location; Bangalore Role; Verification engineer Payroll; Hays Mode of Interview; 1st round virtual...