
Principal Design Verification Engineer
3 weeks ago
Experience: 8–14 Years.
About the Role: We are looking for an experienced and passionate Senior Design Verification Engineer to join our team in Bangalore, Pune, Noida.
The ideal candidate will have a strong background in pre-silicon verification of complex IPs or So Cs and be capable of leading verification efforts across multiple projects.
Key Responsibilities: Lead and contribute to the verification of complex IP blocks or So C subsystems.
Develop test plans, verification strategies, and coverage metrics based on design specifications.
Build and maintain constrained-random and directed testbenches using System Verilog/UVM.
Collaborate with architects, designers, and other verification engineers to identify and debug design issues.
Develop and maintain verification infrastructure, scripts, and regression systems.
Perform functional and code coverage analysis, driving closure.
Provide technical guidance and mentorship to junior team members.
Participate in silicon bring-up and post-silicon validation when needed.
Required Skills and Qualifications: B.
E./B.
Tech or M.
E./M.
Tech in Electronics, Electrical, or Computer Engineering.8–14 years of hands-on experience in ASIC/So C verification.
Strong expertise in System Verilog, UVM, and RTL simulation tools (e.g., VCS, Questa).
Solid understanding of verification methodologies, functional coverage, and assertion-based verification.
Experience in developing and maintaining testbenches from scratch.
Strong debugging skills and familiarity with waveform viewers like Verdi or DVE.
Good knowledge of scripting languages (Python, Perl, or TCL) for automation.
Familiarity with version control and CI/CD systems.
Preferred Qualifications: Experience in formal verification or emulation is a plus.
Familiarity with industry-standard protocols like PCIe, USB, DDR, AMBA (AXI/AHB/APB).
Prior experience in leading a verification team or acting as a verification lead.
Exposure to post-silicon bring-up and validation.
Contact: Uday Mulya Technologiesmuday_bhaskar@yahoo.com"Mining The Knowledge Community"
-
Principal CPU Design Verification Engineer
2 days ago
Pune, Maharashtra, India SAVOIR FAIRE CONSULTING LTD Full time ₹ 20,00,000 - ₹ 25,00,000 per yearJob Title: Principle CPU Design Verification EngineerLocation: PuneExperience: 9+ yearsWork Type: Full-Time | On-SiteIf Interested, Please share a copy of your resume at Description:We are seeking an experienced verification engineer to lead verification efforts of complex CPU and related subsystems based on the open-source RISC-V architecture. The right...
-
Sr RTL Principal Design Engineer
3 weeks ago
Pune, Maharashtra, India Cadence System Design and Analysis Full timeRTL Design Engineer for Interface Controller IP development team.Position is based in Bangalore or Noida.The role would include design and support of the RTL of the PCIe/CXL/IDE/UALink IP solution of Cadence.The work involved will be working with the existing RTL, addition of new features into the RTL, ensuring various customer configurations are clean as...
-
Senior Design Verification Engineer
22 hours ago
Pune, Maharashtra, India Prakhar Software Solutions Ltd. Full time ₹ 12,00,000 - ₹ 36,00,000 per yearA Design Verification Engineer (DVE) is responsible for ensuring the functionality and reliability of electronic designs through rigorous testing and validation. They work closely with design teams to develop and execute comprehensive verification plans, identify and resolve design flaws, and ensure compliance with industry standards and specifications....
-
Principal Crypto Engineer
1 week ago
Pune, Maharashtra, India Salt Technologies Full time ₹ 6,00,000 - ₹ 8,00,000 per yearPrincipal Crypto Engineer - JD Location: HybridJob Type: FulltimeExperience Required: 3 – 5 years Department: Engineering / Security & Cryptography About Us:Salt Technologies Pvt. Ltd. is a cutting-edge technology firm focused on delivering secure and scalable blockchain and Web3 solutions. We are committed to staying at the forefront of cryptographic...
-
Principal Verification Design Engineer
3 weeks ago
Pune, Maharashtra, India Cadence System Design and Analysis Full timeJob DescriptionDesign and lead high speed IP (USB3, PCIE, DPHY etc) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing...
-
Principal Verification Design Engineer
3 weeks ago
Pune, Maharashtra, India Cadence System Design and Analysis Full timeJob Description Design and lead high speed IP (USB3, PCIE, DPHY etc) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing discussions. ...
-
Principal Verification Design Engineer
3 weeks ago
Pune, Maharashtra, India Cadence System Design and Analysis Full timeJob DescriptionDesign and lead high speed IP (USB3, PCIE, DPHY etc) development. Need to be a strong individual contributor in analog domain. Will be required to participate in all aspects of development – analog design, layout, digital design, documentation and silicon validation. Would be required to participate in customer facing...
-
Formal Verification Engineer
16 hours ago
Pune, Maharashtra, India Iravan Full time ₹ 9,00,000 - ₹ 12,00,000 per yearAbout IravanIravan Technologies, headquartered in Pune, is a semiconductor design services company specializing in Mixed-Signal, Digital, and Formal Verification. We partner with leading companies across Storage, Networking, Aerospace, Automotive, Defense, and other critical industries to deliver advanced semiconductor solutions.Designation: Formal...
-
Principal Design Engineer
3 weeks ago
Pune, Maharashtra, India Lattice Semiconductor Full timeLattice Overview There is energy here energy you can feel crackling at any of our international locations It s an energy generated by enthusiasm for our work for our teams for our results and for our customers Lattice is a worldwide community of engineers designers and manufacturing operations specialists in partnership with world-class sales ...
-
Senior Design Verification Engineer
4 weeks ago
Pune, Maharashtra, India Nurotech circuits private limited Full timeTips: UVM, Design Verification. Responsibilities Senior DV engineer to develop UVM/SV-based testbench Good knowledge of SV/UVM is a must. Should have developed UVM/SV components like driver/monitor/scoreboard, Individual contributor role Exposure to protocols like AMBA, Serial protocols, PCIe, Ethernet Qualifications 6 to 8 years of DV experience...