Memory Layout Engineer

2 days ago

Delhi, India UST Full time
Job Description: Memory Layout Engineer

Experience- 2+ years

We are seeking a highly skilled and experienced Memory Layout Engineer to join our team. The ideal candidate will have hands-on expertise in designing and integrating layouts for advanced memory blocks across leading-edge process technologies. You will play a critical role in developing and verifying memory compilers with a strong focus on ultra-deep sub-micron layout challenges.

Key Responsibilities:

Memory Building Block Layout Design:

- Hands-on experience with designing layouts for essential memory components such as:- Control logic- Sense amplifiers- I/O blocks- Bit-cell arrays- Decoders

Process Technology Expertise:

- Proven experience in working with advanced process nodes, including:- 16nm, 14nm, 10nm, 7nm, 5nm, 3nm and FinFET technologies.

Physical Verification:

- Expertise in performing DRC (Design Rule Check), LVS (Layout Versus Schematic), and density verification.- Ability to identify and clean physical design issues across the compiler space.

Top-Level Memory Integration:

- Proficiency in integrating memory layouts at the top level, ensuring seamless compatibility with the larger design.

IR/EM Issues Handling:

- In-depth understanding and hands-on resolution of IR drop and electromigration (EM) challenges in memory layouts.

Tool Proficiency:

- Hands-on experience with layout design tools, particularly Cadence.- Experience with physical verification tools from Cadence, Mentor, and Synopsys.

Knowledge of Ultra-Deep Sub-Micron Challenges:

- Strong understanding of layout design challenges at ultra-deep sub-micron scales.- Expertise in adhering to DFM (Design for Manufacturability) guidelines.

Memory Compiler Development:

- Experience or strong interest in developing memory compilers, addressing layout-related issues, and ensuring optimization.

Team Collaboration and Customer Engagement:

- Demonstrated ability to work as part of a cross-functional team.- Excellent communication skills and the ability to work with external customers and stakeholders.

Preferred Qualifications:

- Bachelor's or Master's degree in Electronics, Electrical, or related Engineering fields.- Proven track record of working on complex memory layouts and verification in the semiconductor domain.- Strong analytical and problem-solving skills.- Self-motivated with a proactive approach to design and debugging challenges.

This role offers an exciting opportunity to work on cutting-edge technologies with a team of experts. If you are passionate about memory layout design and thrive in a collaborative, innovative environment, we encourage you to apply

  • Memory Layout Engineer

    2 hours ago

    Delhi, India UST Full time

    Job Description: Memory Layout EngineerExperience- 2+ yearsWe are seeking a highly skilled and experiencedMemory Layout Engineerto join our team. The ideal candidate will have hands-on expertise in designing and integrating layouts for advanced memory blocks across leading-edge process technologies. You will play a critical role in developing and verifying...

  • Memory Layout Engineer

    3 months ago

    delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role) Responsibilities: As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA. Required Skills and Experience : We Prefer graduate or postgraduate from a University or Engineering School, in...

  • Memory Layout Engineer

    3 months ago

    delhi, India Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...

  • Memory layout engineer

    4 weeks ago

    Delhi, India BITSILICA Full time

    Memory Layout EngineersLocation: HyderabadExperience: 1 to 3+ yrsJob Description:- Develops and prepares multi-dimensional layouts and detailed drawings of the semiconductor devices from schematics and related geometry provided by design engineering.- Checks dimensions, writes specifications, and verifies completed drawings, artwork or digitized plots.-May...

  • Memory Layout Engineer

    4 weeks ago

    delhi, India BITSILICA Full time

    Memory Layout EngineersLocation: HyderabadExperience: 1 to 3+ yrsJob Description:-> Develops and prepares multi-dimensional layouts and detailed drawings of the semiconductor devices from schematics and related geometry provided by design engineering.-> Checks dimensions, writes specifications, and verifies completed drawings, artwork or digitized...

  • Memory Layout Engineer

    4 weeks ago

    Delhi, India BITSILICA Full time

    Memory Layout EngineersLocation: HyderabadExperience: 1 to 3+ yrsJob Description:-> Develops and prepares multi-dimensional layouts and detailed drawings of the semiconductor devices from schematics and related geometry provided by design engineering.-> Checks dimensions, writes specifications, and verifies completed drawings, artwork or digitized...

  • UST | Memory Layout Engineer | india

    2 days ago

    Delhi, India UST Full time

    Job Description: Memory Layout EngineerExperience - 2+ yearsWe are seeking a highly skilled and experienced Memory Layout Engineer to join our team. The ideal candidate will have hands-on expertise in designing and integrating layouts for advanced memory blocks across leading-edge process technologies. You will play a critical role in developing and...

  • UST | Memory Layout Engineer | india

    2 days ago

    Delhi, India UST Full time

    Job Description: Memory Layout EngineerExperience - 2+ yearsWe are seeking a highly skilled and experiencedMemory Layout Engineerto join our team. The ideal candidate will have hands-on expertise in designing and integrating layouts for advanced memory blocks across leading-edge process technologies. You will play a critical role in developing and verifying...

  • Memory Layout Engineer

    3 weeks ago

    Delhi, India SignOff Semiconductors Full time

    Job Description:Good understanding of basic VLSI concepts: CMOS, IC Fabrication, FINFET, RC Network etc.Experience with developing tight pitched memory (SRAM & MRAM etc) array layout with hierarchy layouts of Row decoders, Write drivers, Assist circuits, Sense Amplifiers, Memory Control circuitCollaborate with circuit designers to meet design specifications...

  • Memory Layout Engineer

    3 weeks ago

    delhi, India SignOff Semiconductors Full time

    Job Description: Good understanding of basic VLSI concepts: CMOS, IC Fabrication, FINFET, RC Network etc. Experience with developing tight pitched memory (SRAM & MRAM etc) array layout with hierarchy layouts of Row decoders, Write drivers, Assist circuits, Sense Amplifiers, Memory Control circuit Collaborate with circuit designers to meet design...

  • Memory Layout Engineer

    3 weeks ago

    delhi, India SignOff Semiconductors Full time

    Job Description:Good understanding of basic VLSI concepts: CMOS, IC Fabrication, FINFET, RC Network etc.Experience with developing tight pitched memory (SRAM & MRAM etc) array layout with hierarchy layouts of Row decoders, Write drivers, Assist circuits, Sense Amplifiers, Memory Control circuitCollaborate with circuit designers to meet design specifications...

  • Digital Circuit Design Specialist

    3 weeks ago

    Delhi, Delhi, India SignOff Semiconductors Full time

    SignOff Semiconductors: Senior Digital Circuit Designer - Memory LayoutWe are seeking an experienced Senior Digital Circuit Designer to join our team at SignOff Semiconductors. As a key member of our engineering team, you will be responsible for designing and developing advanced memory layouts using cutting-edge tools and techniques.Job DescriptionAbout the...

  • Memory Characterization Engineer

    3 weeks ago

    Delhi, India Us Technology International Private Limited Full time

    JD – Memory Characterization EngineerHere is the JD.Required Skills and Experience:8+ years of experience in product characterization with emphasis on digital and mixed-signal circuitsExpertise in electrical characterization and/or compliance of memory interfaces (DDR5/4/etc., LPDDR5/4/etc.)Expertise in characterization of SoC, processors, PLL,...

  • Memory characterization engineer

    2 weeks ago

    Delhi, India Us Technology International Private Limited Full time

    JD – Memory Characterization EngineerHere is the JD.Required Skills and Experience:8+ years of experience in product characterization with emphasis on digital and mixed-signal circuitsExpertise in electrical characterization and/or compliance of memory interfaces (DDR5/4/etc., LPDDR5/4/etc.)Expertise in characterization of So C, processors, PLL,...

  • Memory Characterization Engineer

    45 minutes ago

    Delhi, India Us Technology International Private Limited Full time

    JD – Memory Characterization Engineer Here is the JD.Required Skills and Experience:8+ years of experience in product characterization with emphasis on digital and mixed-signal circuitsExpertise in electrical characterization and/or compliance of memory interfaces (DDR5/4/etc., LPDDR5/4/etc.)Expertise in characterization of SoC, processors, PLL,...

  • Analog Layout/IO Layout Engineer

    4 weeks ago

    Delhi, India L&T Semiconductor Technologies Full time

    About Us:L&T Semiconductor Technologies (LTSCT), a fully owned subsidiary of L&T, is the first major Indian Semiconductor product company - a fabless company for designing & delivering Smart Devices for Global Customers. A company that provides Semiconductor Devices and Technology partnerships by helping customers realise energy efficient, high-performance...

  • Analog Layout/IO Layout Engineer

    4 weeks ago

    delhi, India L&T Semiconductor Technologies Full time

    About Us:L&T Semiconductor Technologies (LTSCT), a fully owned subsidiary of L&T, is the first major Indian Semiconductor product company - a fabless company for designing & delivering Smart Devices for Global Customers. A company that provides Semiconductor Devices and Technology partnerships by helping customers realise energy efficient, high-performance...

  • Analog Layout Engineer

    3 weeks ago

    delhi, India Eteros Technologies Full time

    Analog Layout Engineer (2-3 Yrs Exp)SummaryThis position is for an Analog Layout Engineer role who should have the below required knowledge and skills -Should have very good understanding of semiconductor / Analog Layout & Physical verification basics.Good hands-on Block level scratch Layout work, floorplan, placement, routingHands on in 28nm/22nm/ 14nm/...

  • Analog Layout Engineer

    3 weeks ago

    delhi, India Eteros Technologies Full time

    Analog Layout Engineer (2-3 Yrs Exp) Summary This position is for an Analog Layout Engineer role who should have the below required knowledge and skills - Should have very good understanding of semiconductor / Analog Layout & Physical verification basics. Good hands-on Block level scratch Layout work, floorplan, placement, routing Hands on in 28nm/22nm/...

  • Analog Layout Engineer

    3 weeks ago

    Delhi, India Eteros Technologies Full time

    Analog Layout Engineer (2-3 Yrs Exp)SummaryThis position is for an Analog Layout Engineer role who should have the below required knowledge and skills -Should have very good understanding of semiconductor / Analog Layout & Physical verification basics.Good hands-on Block level scratch Layout work, floorplan, placement, routingHands on in 28nm/22nm/ 14nm/...