Digital Design Verification Lead
3 weeks ago
Digital DV Lead
Come join Analog Devices (ADI) – a place where Innovation meets Impact. For more than 55 years, Analog Devices has been inventing new breakthrough technologies that transform lives. At ADI you will work alongside the brightest minds to collaborate on solving complex problems that matter from autonomous vehicles, drones and factories to augmented reality and remote healthcare.
ADI fosters a culture that focuses on employees through beneficial programs, aligned goals, continuous learning opportunities, and practices that create a more sustainable future.
ADI At A Glance
Analog Devices operates at the center of the modern digital economy, converting real-world phenomena into actionable insight with its comprehensive suite of analog and mixed signal, power management, radio frequency (RF), and digital and sensor technologies. ADI serves 125,000 customers worldwide with more than 75,000 products in the industrial, communications, automotive, and consumer markets. ADI is headquartered in Wilmington, MA. Visit .
Description:
The Central Digital IP team within Analog Devices Inc. is responsible for developing, curating, and providing reusable strategic IPs to Business Units to accelerate product development across the company. The team is looking for an experienced Digital Design Verification Lead who will be responsible for providing technical leadership to the DV team, while managing IP development and delivery.
The ideal candidate would be someone with strong technical background combined with management acumen and demonstrable ability to handle ambiguity while still finding creative ways to make things happen.
A key focus area for this position includes interacting and engaging with internal customers to communicate, identify, improve, and maintain developed IP, as well as scout for 3rd party IPs and evaluate them on a regular basis for future requirements.
Job Responsibilities:
Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USB etc using leading edge methodologies like UVM & Formal DV Create verification strategies and influence the decisions on methodologies to be adopted for the verification at block and sub-system level Architect the testbench and develop the verification environment in UVM and Formal based verification approaches Define testplan, tests and verification methodology for block / sub-system level verification. Work with design team in generating test-plans and closure of code and functional coverage. Integrate the block testbench at sub-system level UVM environment and verify integration. Interact with analog co-sim and firmware team in enabling toplevel chip verification aspects Package verification environment for Digital IP for seamless integration into verification flow at different stages of execution Technically mentor and lead a team of verification engineers Conduct detail-oriented DV reviews and drive adherence to quality metrics Evaluate 3rd party IPs on key qualitative aspects such as design quality, robustness of Design Verification (DV) practice, ease of DV environment integration and make recommendations. Establish evaluation flows for home-grown & 3rd party IPs for consistent benchmarking of DV evaluation Build deep expertise on complex interfaces , peripherals & protocols such as DDR, Ethernet, eMMC/ SD, MIPI, Display Port, HDMI, PCIe, high speed D2D Support post-silicon verification/ validation activities of the products working with design, product evaluation and applications engineering team Drive efforts towards development of Design Management and IP Centric infrastructure and flows across different tools such as Methodics / Perforce / Github / IP catalog creation etc Establish evaluation flows for home-grown & 3rd party IPs for consistent benchmarking of evaluation Manage & streamline efforts towards consolidation/ curation of digital IP blocks , such as standard peripherals, processor cores & collaterals, high speed protocol & interface IP Strive to remove complexity and ambiguity within the teams and their processes. Ability to distil and provide clear and actionable recommendations to the teamPosition Requirements:
Minimum B.E./ B.Tech/ M.Tech degree in Electrical/Electronics/Computer science 10+ years of experience in design verification with UVM and constrained random, coverage based verification approaches Strong understanding of DV concepts with an eye on developing scalable DV environment architecture that realizes first pass DV success Experience with translating Design Verification (DV) requirements such as test plans into a robust DV environment and generate coverage metrics for demonstrating DV convergence In-depth knowledge of Assertion based formal verification Adaptability to learn end application/systems and map into smart verification test plans Excellent debugging and analytical skills Good interpersonal, teamwork and communication skills to logically & effectively drive discussions with teams spread geographically Understanding of standard on-chip interfaces such as APB/AHB/AXI/ Stream protocols is a strong plus Knowledge of Processor/SoC architecture and/or DSP fundamentals is a strong plus Experience with ASIC/ SoC product DV & productization is very desirable Proven experience in managing/ handling large complex hardware projects in lead role Serve as the focal point for communications. Compile regular status updates for all stakeholders and effectively escalate critical issues and risks as necessary Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days-
Lead Verification Design Engineer
3 weeks ago
bangalore, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 4+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals,...
-
bangalore, India Eximietas Design Full timeAbout Us: Eximietas Design is a leading technology firm specializing in (VLSI/Cloud Computing/Cyber Security/AI/ML) solutions. With a commitment to innovation and excellence, we empower businesses to thrive in the dynamic digital landscape. Our success is fueled by the expertise of our engineering leadership team, drawn from industry giants such as Google,...
-
Sr Design Verification Engineering Manager
2 months ago
bangalore, India Cadence Design Systems Full timeJob Description:Roles & Responsibilities:Exp- 12 - 16 yrsThe role requires the management of a SerDes DV group focusing on MDV verification including: Constrained Random Functional Verification, Formal Property Verification, project DV status and execution, and mentorship of junior engineers.The role requires the ability to work with the existing functional...
-
Digital Design Verification Engineer
3 weeks ago
bangalore, India Analog Devices Full timeDigital Design Verification Engineer Job Responsibilities: Verification of complex designs such as accelerators/ datapath IP, processor core subsystems, complex interfaces/ protocols such as DDR/ Ethernet/ USB etc using leading edge methodologies like UVM & Formal DV Architect the testbench and develop the verification environment in...
-
Principal Design Verification Engineer
3 weeks ago
bangalore, India Cadence Design Systems, Inc. Full timeAt Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. BE/BTech/ME/MTech - Electrical / Electronics / VLSI with an experience as a design and verification engineer. 6+ years of Design Verification experience with SV/UVM Strong background on functional verification fundamentals,...
-
Design Verification Lead
23 hours ago
bangalore, India Tech Mahindra Full timeHi Folks Role: Design Verification Lead Exp -7+ Location: Bangalore/ Kochi/ Ahmedabad/ Vizag JD Design verification of IP-level, SoC -level and/or block-level/sub-system-level designs Experience in developing verification plan/verification methodology/flows from scratch Hands-on expertise with UMV (or similar) methodology, and Verilog/System Verilog (SV)...
-
Design Verification
51 minutes ago
bangalore, India ACL Digital Full timeACL Digital - An ALTEN Group Company is hiring Design Verification Engineer with python experience Experience : 1+ Years Job Location : Bangalore,India JD : Experience in UVM,System Verilog Python knowledge is must Excellent written and verbal interpersonal skills Self-motivated and great teammate
-
Digital Verification
3 weeks ago
bangalore, India HCLTech Full timeHi Job Seekers,HCL TECH is hiring for Digital verification for Fulltime permanent employment for Bangalore location.Looking for Digital verification (DV) candidates and candidates interest ready to learn AMS verification (MSV).Exp - 3 to 7 yearsLocation - Bangalore / Hubli /NoidaJD:Expertise in Digital VerificationExpertise in verilog, system verilog...
-
Digital Design Lead
3 weeks ago
bangalore, India Analog Devices Full timeAnalog Devices, Inc. is looking for a Lead, Digital IC Design, to join our ASIC BU Team in Bengaluru, India . Analog Devices (NASDAQ: ) designs and manufactures semiconductor products and solutions. We enable our customers to interpret the world around us by intelligently bridging the physical and digital worlds with unmatched...
-
Design Verification- Design Lead
3 weeks ago
bangalore, India Tessolve Full timeJob Summary Position: Design Verification- Design Lead Experience: 8+ years relevant experience. Location - Bangalore Education: B.Tech/M.Tech To be successful in this role you will: Seeking highly motivated, energetic, team-oriented Individual contributors willing to take the challenge of delivering the first...
-
Design Verification Engineer
19 hours ago
bangalore, India Renesas Electronics Full timeJob Description Job Purpose and Dimensions: The purpose of this job is to help guarantee specification compliancy of the digital design by means of verification methodology and concepts. It supports the definition and enhancement of state-of-the art methodologies serving as clear verification sign-off criteria for tape out. Principal...
-
Lead Application Engineer – AE
3 weeks ago
bangalore, India Cadence Design Systems, Inc. Full timeDescription Document Job Title: Lead Solution Engineer - FE Location: Bangalore Send profile to Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn...
-
Staff Engineer, Design Verification
2 weeks ago
bangalore, India Analog Devices Full timeAnalog Devices is a leading global high-performance analog technology company dedicated to solving the toughest engineering challenges. We enable our customers to interpret the world around us by intelligently bridging the physical and digital with unmatched technologies that sense, measure, power, connect and interpret. The APW group within AES focuses on...
-
Lead Design Verification Engineer
1 week ago
Bangalore City, India L&T Technology Services Full timeGreetings from L& T Technology Services!!!L& T Technology Services ishiring for multiple positions in Bangalore. We are looking for Design Verification Lead Engineers About Us: LTTS is envisioned to deliver cutting-edge solutions for the globe. With a vision to accelerate the transformation of technology universally and a mission to revolutionize the future...
-
Tech Lead, FPGA Design
4 weeks ago
bangalore, India INNOPHASE Full timeTech Lead, FPGA Design & Verification at InnoPhaseBangalore, IndiaAbout InnoPhase, Inc.INNOPHASE is a rapidly growing pre-IPO communications semiconductor company with headquarters in San Diego, CA, and advanced design centers in Irvine, CA, San Jose, CA, and Bangalore, India. We are pioneering a revolutionary 5G platform that will transform cellular...
-
Design and Verification Lead
1 month ago
bangalore, India L&T Technology Services Full timeQualifications and Skills for DV Positions:Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience7/10+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification7/ 10+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based...
-
PCIe Design Verification Lead
4 weeks ago
bangalore, India Wipro Full timeHi All, Greetings from Wipro...! We are actively looking for Sr. Design Verification Lead/ Manager with PCIe Protocol Experience: 10-12+ years of experience in IP/Subsystem level Verification. Good hands-on experience in verifying PCIe protocol (Gen4/Gen5/Gen6). Good knowledge on PCIe transaction layer, routing, reset flows etc. Good experience with AXI...
-
Engineer, Design Verification
2 weeks ago
bangalore, India Analog Devices Full timeJob Posting Title: Senior Engineer - Design Verification : End to End verification ownership of IP or Subsystem or SOC level Verification of complex microprocessor designs, neural nets and high-speed peripherals using leading edge verification methodologies. UVM testbench architecture development and implementation of DV flows, methodology ...
-
Engineer, Design Verification
2 weeks ago
bangalore, India Analog Devices Full timeJob Posting Title: Senior Engineer - Design Verification : End to End verification ownership of IP or Subsystem or SOC level Verification of complex microprocessor designs, neural nets and high-speed peripherals using leading edge verification methodologies. UVM testbench architecture development and implementation of DV flows, methodology ...
-
Design Verification
2 months ago
bangalore, India Eteros Technologies Full timeCompany: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...
