Current jobs related to Senior DV Engineer - Bengaluru, Karnataka - L&T Technology Services

  • Lead DV Engineer

    4 weeks ago

    Bengaluru, Karnataka, India Taras Systems Full time

    Exciting Opportunities in Taras System and Solutions Designation: Lead Engineer (DV) Experience: 10+ years Notice Period: Immediate to 30 days Roles and Responsibilities: JD for DV engineers (10-15 years of experience) - SOC Verification Experience on ARM Ecosystem Test cases Experience in C and C++ - PCIE Experience and also PCIE-VIP usage experience - GLS...

  • Lead DV Engineer

    4 weeks ago

    Bengaluru, Karnataka, India Taras Systems Full time

    Exciting Opportunities in Taras System and SolutionsDesignation: Lead Engineer (DV)Experience: 10+ yearsNotice Period: Immediate to 30 daysRoles and Responsibilities:JD for DV engineers (10-15 years of experience)- SOC Verification Experience on ARM EcosystemTest cases Experience in C and C++- PCIE Experience and also PCIE-VIP usage experience- GLS working...

  • Senior DV Engineers

    4 days ago

    Bengaluru, Karnataka, India L&T Technology Services Full time

    LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned.8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologiesExperience in development of UVM based...

  • Senior DV Engineers

    2 weeks ago

    Bengaluru, Karnataka, India L&T Technology Services Full time

    LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned. 8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based...

  • Senior DV Engineers

    7 hours ago

    Bengaluru, Karnataka, India L&T Technology Services Full time

    LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned. 8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based...

  • Development of Digital Verification

    3 days ago

    Bengaluru, Karnataka, India beBeeGlsls Full time

    Job Title: GLS DV EngineerWe are seeking an experienced DV engineer to join our team in Bengaluru. As a key member of our engineering team, you will be responsible for developing and integrating GLS designs with RTL environments.Key Responsibilities:TB flow development for GLS, integrate with RTL DV environmentCreation of GLS databaseUnit delay, power-aware,...

  • GLS DV Engineer

    4 days ago

    Bengaluru, Karnataka, India Sourceright Technologies Full time

    Job Description- TB, flow development for GLS , Integrate with RTL DV env- GLS database creation- Unit delay GLS, Power aware GLS, SDF timing based GLS at subsystem and SOC level- Lead : 5+ years exp.- Location: Bengaluru- Experience: 5 - 10 years

  • Lead Verification Engineer

    2 days ago

    Bengaluru, Karnataka, India beBeeVerification Full time ₹ 20,00,000 - ₹ 25,00,000

    Senior DV EngineerWe are seeking experienced professionals with 7+ years of experience to take on a lead role. The ideal candidate will have a strong background in verification methodologies and hands-on experience with various technologies.

  • Senior Design Verification Engineer

    5 days ago

    Bengaluru, Karnataka, India Tessolve Full time

    Job Title: Senior Design Verification Engineer – IP/SoC/Processor/GLSExperience: 5 to 15 YearsLocation: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida )Company: Tessolve SemiconductorJob Type: Full-Time | PermanentDomain: Semiconductor – Design VerificationJob Summary:Tessolve is hiring experienced Design Verification Engineers...

  • Senior Design Verification Engineer

    5 days ago

    Bengaluru, Karnataka, India Tessolve Full time

    Job Title: Senior Design Verification Engineer – IP/SoC/Processor/GLSExperience: 5 to 15 YearsLocation: (Insert Location – e.g., Bangalore / Hyderabad / Chennai / Noida )Company: Tessolve SemiconductorJob Type: Full-Time | PermanentDomain: Semiconductor – Design VerificationJob Summary:Tessolve is hiring experienced Design Verification Engineers...

Senior DV Engineer

4 weeks ago

Bengaluru, Karnataka, India L&T Technology Services Full time

LTTS is hiring for Design Verification Engineers with 5+ Years of experience.

Job Location : Bangalore, India

Detailed JD is as below ::

Job Description DV Positions:

Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verification

Develop functional tests based on verification test plan

Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage

Debug, root-cause and resolve functional failures in the design, partnering with the Design team

Qualifications and Skills for DV Positions:

Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience

5 + of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification

5+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies

Experience in development of UVM based verification environments from scratch

Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle

Experience with verification of ARM/RISC-V based CPU sub-stems or SoCs

Experience with IP or integration verification along with expertise of protocols like AMBA, PCIe, DDR, USB, Ethernet

Experience in E tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments

Experience with revision control stems like Mercurial(Hg), Git or SVN