
Design Verification Engineer
1 week ago
Key Responsibilities:
- Develop and execute verification test plans based on design specifications.
- Create constrained-random and directed testbenches using SystemVerilog/UVM.
- Develop functional coverage models and drive coverage closure.
- Debug simulation failures, analyze waveforms, and work with RTL designers to resolve issues.
- Perform block-level and/or SoC-level verification.
- Integrate and verify 3rd-party IPs and custom IPs in subsystem and full-chip environments.
- Collaborate with RTL, DFT, DV, firmware, and physical design teams.
- Run regression simulations and ensure verification quality through coverage metrics.
- Automate verification flows and improve efficiency using scripting languages.
Required Skills & Experience:
- B.E./B.Tech or M.E./M.Tech in Electronics, Electrical, or related discipline.
- 4–10 years of experience in digital design verification.
- Strong knowledge of SystemVerilog and UVM methodology.
- Good understanding of digital design concepts, RTL, and timing.
- Experience in using simulators like VCS, Incisive/Xcelium, Questa, etc.
- Hands-on experience with code and functional coverage, assertions, and checkers.
- Exposure to industry-standard protocols (AXI, AHB, I2C, SPI, PCIe, DDR, etc.).
- Experience in debugging RTL issues using waveform viewers (e.g., DVE, SimVision).
- Strong scripting skills in Python, Perl, Shell, or Make.
-
Senior verification engineer
2 days ago
Kochi, India Geesesquads Full timeWe’re Hiring – Verification Engineer Job Description We are seeking a highly skilled Verification Engineer to join a leading international semiconductor team. You will be responsible for verification at the block, subsystem, and top levels, ensuring functionality, performance, and quality of advanced chip designs. Key Responsibilities: Develop and...
-
Design Verification Engineer
1 week ago
Kochi, India HCLTech Full timeKey Responsibilities: - Develop and execute verification test plans based on design specifications. - Create constrained-random and directed testbenches using SystemVerilog/UVM. - Develop functional coverage models and drive coverage closure. - Debug simulation failures, analyze waveforms, and work with RTL designers to resolve issues. - Perform block-level...
-
Design Verification Engineer
1 week ago
Kochi, India HCLTech Full timeKey Responsibilities:Develop and execute verification test plans based on design specifications.Create constrained-random and directed testbenches using SystemVerilog/UVM.Develop functional coverage models and drive coverage closure.Debug simulation failures, analyze waveforms, and work with RTL designers to resolve issues.Perform block-level and/or...
-
Design Verification Engineer
1 week ago
kochi, India HCLTech Full timeKey Responsibilities:Develop and execute verification test plans based on design specifications.Create constrained-random and directed testbenches using SystemVerilog/UVM.Develop functional coverage models and drive coverage closure.Debug simulation failures, analyze waveforms, and work with RTL designers to resolve issues.Perform block-level and/or...
-
Design Verification Engineer
1 week ago
Kochi, India HCLTech Full timeKey Responsibilities:Develop and execute verification test plans based on design specifications.Create constrained-random and directed testbenches using SystemVerilog/UVM.Develop functional coverage models and drive coverage closure.Debug simulation failures, analyze waveforms, and work with RTL designers to resolve issues.Perform block-level and/or...
-
Design Verification Engineer
1 week ago
Kochi, India HCLTech Full timeKey Responsibilities:Develop and execute verification test plans based on design specifications.Create constrained-random and directed testbenches using SystemVerilog/UVM.Develop functional coverage models and drive coverage closure.Debug simulation failures, analyze waveforms, and work with RTL designers to resolve issues.Perform block-level and/or...
-
Design Verification Engineer
1 week ago
Kochi, India HCLTech Full timeKey Responsibilities:Develop and execute verification test plans based on design specifications.Create constrained-random and directed testbenches using SystemVerilog/UVM.Develop functional coverage models and drive coverage closure.Debug simulation failures, analyze waveforms, and work with RTL designers to resolve issues.Perform block-level and/or...
-
Senior Verification Engineer
2 days ago
Kochi, India Geesesquads Full timeWe’re Hiring – Verification EngineerJob DescriptionWe are seeking a highly skilled Verification Engineer to join a leading international semiconductor team . You will be responsible for verification at the block, subsystem, and top levels, ensuring functionality, performance, and quality of advanced chip designs.Key Responsibilities:Develop and execute...
-
Design Verification Engineer
1 week ago
Kochi, India HCLTech Full timeWe are hiring for Design Verification role to join our HCLTech family in Kochi.MDA - Custom Layout (1.) To design Soft core and fabrication (2.) To develop code and do Code Synthesis| place & Route (3.) To identify Target Technology and define Micro Architecture (4.) To procure and manage vendor (5.) To select suitable device/hardware for the assigned module...
-
Design Verification Engineer
2 days ago
Kochi, India HCLTech Full timeWe are hiring for Design Verification role to join our HCLTech family in Kochi.MDA - Custom Layout (1.) To design Soft core and fabrication (2.) To develop code and do Code Synthesis| place & Route (3.) To identify Target Technology and define Micro Architecture (4.) To procure and manage vendor (5.) To select suitable device/hardware for the assigned module...