Physical Design Lead

3 weeks ago


delhi, India Mulya Technologies Full time
Physical Design Lead
Fortune 500 company
Location: Bangalore
Job Title : Technical Lead– Chip Design Back End
Job Overview: As a Backend Technical Manager specializing in Semiconductor Chip Design, you will lead and coordinate the execution of the back-end stages of integrated circuit development. This role requires a strong technical background in physical design, a deep understanding of semiconductor processes, and exceptional project management skills. You will oversee teams engaged in physical design, synthesis, DFT, place and route, power integrity, and other back-end aspects to ensure the successful realization of semiconductor designs. Additionally, you will oversee product support activities for both Pre-production and Post-production stages, ensuring the successful initiation, development, and sustainment of semiconductor designs.
Key Responsibilities:
Project Planning and Execution: Develop and maintain project plans, timelines, and milestones for back-end design phases of chip design. Coordinate with engineering teams to ensure project goals are clearly defined and aligned with overall business objectives. Monitor and manage project progress, identifying potential risks and implementing mitigation strategies.
Stakeholder Communication: Communicate project status, risks, and milestones to internal and external stakeholders.
Documentation: Maintain accurate and up-to-date project documentation, including design specifications, test plans, and progress reports. Ensure compliance with industry standards and regulations.
Continuous Improvement: Identify opportunities for process improvement and efficiency gains in the chip design workflow. Stay informed about industry trends and emerging technologies.
5.        Synthesis : Oversee the process of Synthesis for correct translation of RTL to gate-level. Address feasibility for performance, power and area, managing clock gating, multi-Vth, library components.
6.        Physical Design and Optimization: Oversee floor-planning, placement, and routing activities for digital components to optimize for area, power, and performance.
7.        Timing Closure and Signal Integrity: Lead efforts to achieve and maintain timing closure through iterative optimizations. Address signal integrity issues through careful analysis and design adjustments. Expertise in Static Timing Analysis (STA) to ensure that the chip meets timing requirements.
8.        Clock Tree Synthesis (CTS) and Power Distribution Network (PDN):Manage the design and optimization of clock distribution networks. Ensure the robustness and efficiency of the power distribution network by addressing issues such as IR-Drop/Voltage Droop.
9.        Physical Verification: Oversee physical verification processes, including Design Rule Checking (DRC) and Layout vs. Schematic (LVS) checks, Electro-Static Discharge (ESD) check, and Electrical Rule Check (ERC).
10.  Formal Verification: Oversee Formal Verification(FV) methods to mathematically prove the logic equivalence with implementation design and reference RTL.
11.  Technology Node Migration: Navigate and adapt designs to different technology nodes, ensuring compatibility and leveraging advancements.
12.  Multi-Voltage Design: Manage designs with multiple voltage domains(multi voltage, power shut down), incorporating and verifying level shifters, isolation and power switch techniques.
13.  Hierarchical Design and IP Integration: Oversee the optimization of hierarchical designs for scalability and ease of integration. Coordinate the integration of third-party Intellectual Property (IP) blocks.
14.  Tapeout Process: Guide the team through the tapeout process, collaborating with foundries for successful chip fabrication.
15.  Place and Route Optimization: Proficiency in optimizing the placement and routing of digital components for improved performance and manufacturability.
16.  EDA Tools for Back End: Expertise in using Electronic Design Automation (EDA) tools specific to back-end design stages.
17.  Post-Silicon Debugging: Ability to analyze and address issues that may arise during the post-silicon validation phase.
18.  Packaging and Assembly Considerations: Awareness of packaging and assembly constraints and collaboration with packaging engineers for seamless integration.
19.  Design for Manufacturing: Oversee Design For Manufacturing(DFM) methods Double-cut-Via, Dummy metal and other DFM aspects.
20.  DFT : Oversee Design For Test(DFT) methods Memory BIST, Scan, IP test. Incorporating and verifying test circuit preserving the original functionality with comprehensive coverage and minimal overhead. Manage design constraints for DFT, ATPG test patterns, Diagnosis, FBM.
21.  Product Support for Pre-production : Create test patterns from system-level simulations to ensure comprehensive testing coverage in the Pre-production phase. Collaborate with system architects and designers to validate system-level functionality and address any issues before moving to production. Facilitate the smooth transition of designs from the development phase to the manufacturing phase.
22.  Product Support for Post-production: Address customer concerns and troubleshoot issues related to the semiconductor products post-production. Conduct customer-requested simulations to validate specific functionalities and address customer-specific requirements. Perform return failure analysis to identify root causes of issues reported by customers and collaborate with cross-functional teams to implement corrective actions.
Qualifications:
·      Masters in VLSI design from reputed universities like IIT/NIT with background in Bachelors in Electronics and Communication, or a related field.
·      7+ years of experience in the field of semiconductor chip design.
·      Proven experience in project management, with a focus on the back-end stages of semiconductor chip design.
·      Strong technical background in physical design and back-end processes.
·      Excellent leadership and communication skills.
·      Familiarity with project management tools and methodologies.
Preferred Skills:
·      Project Management Professional (PMP) certification is a plus.
·      Experience with Electronic Design Automation (EDA) tools specific to back-end design.
·      Knowledge of industry standards and best practices in semiconductor back-end design.
·      Familiarity with Agile methodologies.
Contact
Uday
Mulya Technologies


  • Delhi, India Synapse Design Inc. Full time

    Quest Gobal is looking to hire for expertise physical design engineer, experience with Innovus tools,PNR.Location:: Bangalore,IndiaJob Description ::5+ years industry experience requiredExperience with Hierarchical design is a plusExperience with ICC2 or InnovusExperience in taping out multiple technologies is a plusExpertise in floorplanning large blocks or...


  • Delhi, India eInfochips (An Arrow Company) Full time

    Experience in hands on PD for 4 to 15 yrsProven experience in top level floorplanning/block partitioning, Power planning.Understanding and planning of clock mesh structure/conventional CTS, Block integration (Including analog IP integration) and Physical Verification Signoff.Engineer should have experience in handling chips of GHz clock frequency range &...


  • Delhi, India Wipro Full time

    Wipro HiringPhysical Design Engineers / LeadsExperience : Min 5-18 Years.In-depth knowledge and hands-on experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology...


  • delhi, India BITSILICA Full time

    Location: Bangalore/HyderabadExperience: 5-12yrsNotice Period: Immediate to 15 DaysPrimary Skills : Physical Design, CTS, STA & Physical Verification· Experience on RTL2GDS Implementation i.e. Synthesis, Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies...

  • Physical Design

    2 hours ago


    delhi, India ACL Digital Full time

    ACL Digital - An ALTEN Group Company is hiring Physical Design Engineers with CAD ExperienceExperience : 5+ YearsJob Location : Bangalore,IndiaShould a BE graduateShould have minimum 8 years of experience in the fields ofSynthesisPhysical DesignPhysical SignoffCAD DevelopmentCAD/EDA SupportLeadership experienceShould be able to handle a team of CAD...


  • delhi, India 7Rays Semiconductors India Private Limited Full time

    4 to 10 years relevant experienceLead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries.Excellent hands-on P&R skills with expert knowledge in ICC/InnovusExpert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR...


  • delhi, India Capleo Global Full time

    Physical Design EngineerExperience : 4-10yearsLocation : Pan IndiaNotice period : Immediate to 30 daysJob Type: Work from OfficeJOB Description:Role and Responsibilities:Perform subsystem-level floor planning, placement, and routing for high-performance microprocessor design.Collaborate with cross-functional teams to achieve design goals.Close the design to...


  • Delhi, India MediaTek Full time

    Job Description:- Responsible for assembling of various design system into a full chip.- Perform design rule checking (DRC) to identify and resolve System-on-chip layout violations and ensure compliance with manufacturing rules and constraints.- Conduct layout versus schematic (LVS) verification to ensure the accuracy and consistency between full chip layout...


  • delhi, India MediaTek Full time

    Job Description:Responsible for assembling of various design system into a full chip.Perform design rule checking (DRC) to identify and resolve System-on-chip layout violations and ensure compliance with manufacturing rules and constraints.Conduct layout versus schematic (LVS) verification to ensure the accuracy and consistency between full chip layout and...


  • delhi, India Mulya Technologies Full time

    Senior Staff Engineer/ Staff Engineer, Physical Design (5-10 years experience)Location: BangaloreJoin Apex Semiconductor, a disruptive startup in SoC realization, for an opportunity to revolutionize semiconductor design.Would you like to work for an ambitious and dynamic startup company that is rapidly expanding into multiple verticals?Are you interested in...


  • Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...


  • new delhi, India Quest Global Full time

    CompanyQuest GlobalJob AreaHardware EngineeringJob Description SummaryGeneral Summary:Physical Design EngineerJoin the Quest Global as a Physical Design Engineer for the most cutting-edge work. Quest Global assists its customers in developing their next generation flagship product lines (mobile devices, complex routers/switches, consumer products, storage,...


  • delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...


  • Delhi, India 7Rays Semiconductors India Private Limited Full time

    4 to 10 years relevant experienceLead with experience in SoC Physical design across multiple technology nodes including 5nm for TSMC & Other foundries.Excellent hands-on P&R skills with expert knowledge in ICC/InnovusExpert knowledge in all aspects of PD from Synthesis to GDSII, Strong background in Floorplanning, Placement, CTS, Routing, P&R, Extraction, IR...


  • delhi, India Mulya Technologies Full time

    Senior Principal Engineer/ Principal Engineer, Physical Design (10-20 years experience)Location: BangaloreJoin Apex Semiconductor, a disruptive startup in SoC realization, for an opportunity to revolutionize semiconductor design.Would you like to work for an ambitious and dynamic startup company that is rapidly expanding into multiple verticals?Are you...


  • Delhi, India Mulya Technologies Full time

    Senior Principal Engineer/ Principal Engineer, Physical Design (10-20 years experience)Location: BangaloreJoin Apex Semiconductor, a disruptive startup in SoC realization, for an opportunity to revolutionize semiconductor design.Would you like to work for an ambitious and dynamic startup company that is rapidly expanding into multiple verticals?Are you...


  • Delhi, India Mulya Technologies Full time

    Senior Principal Engineer/ Principal Engineer, Physical Design (10-20 years experience)Location: BangaloreJoin Apex Semiconductor, a disruptive startup in SoC realization, for an opportunity to revolutionize semiconductor design.Would you like to work for an ambitious and dynamic startup company that is rapidly expanding into multiple verticals?Are you...


  • delhi, India Mulya Technologies Full time

    Senior Physical Design EngineerFortune 100 OrganizationLocation: BangaloreAs a Hardware Developer , you’ll get to work on the systems that are driving the quantum revolution and the AI era. Join an elite team of engineering professionals who enable our customers to make better decisions quicker on the most trusted hardware platform in today’s market.Your...


  • Delhi, India Quest Global Full time

    CompanyQuest GlobalJob AreaHardware EngineeringJob Description SummaryGeneral Summary:Physical Design EngineerJoin the Quest Global as a Physical Design Engineer for the most cutting-edge work. Quest Global assists its customers in developing their next generation flagship product lines (mobile devices, complex routers/switches, consumer products, storage,...


  • delhi, India LanceSoft, Inc. Full time

    We are looking for Multiple roles to fullfill San Diego, CA and Austin, TX (two different positions)To do Floor planning, P&R, timing closure SI prevention/fixing, power planning, CTS, PV and I/R drop for Block as well as Top level MSM. Work On PD projects.Able to deal with MSM Top level complexity from FP, Placement, CTS, Routing and timing closure...