Vlsi - Synthesis And Static Timing Analysis - Senior Design Engineer

2 months ago

Delhi, India Eteros Technologies Full time
Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad-

Our world-wide customers are amongst The Who's who in the semiconductor industry. Eteros works not only with some of the top 20 semiconductor startups in the world but boasts of customers who are among the most respected publicly traded semiconductor companies.-

Eteros engineers work on cutting edge technology nodes while working on the state-of-the art designs in the AI/ML, Datacenter, Automotive and 5G domains. Eteros engineers work with some of the brightest, innovative and successful engineers and leaders around the world. A one-of-a-kind opportunity where young Eteros engineers showcase their ability and experience world-wide from day 1 while learning from some of the world's most well-respected companies.-

We are not your traditional design services company offering staff augmentation. Eteros engineers are treated as an integral part of the customer team and routinely are responsible for turnkey, end-to-end ownership and delivery, whether it is Implementation, Digital and Mixed Signal Verification, DFT or Analog Design and Layout. Eteros and our engineers work closely with our customers to define and set methodologies and design flows.-

Eteros invests in our engineers. Our engineers are continuously learning, on and off the job. They are able to grow the breadth and depth of knowledge. We believe in preparing our employees for the fast-track in career development as well as longevity -----------------------------------------------------------------------------Job Title/Role: Synthesis and Static Timing Analysis - Senior Design EngineerLocation: Bangalore/Hyderabad/AhmedabadExperience Level: 3+ YearsIndustry: SemiconductorsEmployment Type: Full-timeJob Functions: Engineering-----------------------------------------------------------------------------SummaryJoin a development team and lead the synthesis, static timing and DFT efforts for an advanced mixed signal chip for a high-profile Silicon Valley startup.In this highly visible role, as part of a highly talented team you will be at the heart of the Soc design effort interfacing with all disciplines with critical impact in getting functional products to of customers quickly. As a Sr, ASIC STA Engineer, you will be a part of the SOC digital design team responsible for providing integrated solutions into a growth industry Key QualificationsThe position requires thorough knowledge of the ASIC design timing closure flow and methodology.-

BTech/MTech/PhD with at least 4+ years hands-on experience in ASIC timing constraints generation and timing closure.-

Expertise in STA tools (Tempus and Primetime) and methodologies for timing closure with a good understanding of OCV, noise and crosstalk effects on timing.-

Familiarity with all aspects of timing closure of high-performance, mixed-signal SoCs in advanced finFET technology nodes, preferably 7nm.-

Knowledge of timing corners/modes and process variations.-

Knowledge of low-power techniques including clock gating, power gating and millivoltage designs. Proficient in scripting languages (Tcl and Perl).-

ECO timing flow-

Strong communication skills are a pre-requisite as the candidate will interface with a lot of different groups (e.G. digital design, verification, DFT, physical design, etc.).-

Familiarity with RTL, synthesis, logic equivalence, DFT, floor-planning, and backend related methodology and tools.-

Must be able to solve complex problems and independently drive tasks to completion in a timely manner.-

Be able to work under limited supervision and take complete accountability. Responsibilities Include-

Full chip and block level timing closure ownership throughout the entire project cycle (RTL, synthesis, and physical implementation).-

Develop and maintain methodology and flows related to timing verification and closure.-

Generation of block and full chip timing constraints.-

Analyze timing reports and utilize scripting techniques to develop insights and drive rapid Eteros Technologies, Inc. Confidential Sep 2020 timing closure.-

Support digital chip integration work and flows What's in it for you-

Work on leading edge technologies-

An opportunity for career development and growth-

Competitive compensation-

Medical Benefits and more

  • VLSI - Synthesis and Static Timing Analysis - Senior Design Engineer

    5 months ago

    Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...

  • Senior ASIC Design Engineer

    3 weeks ago

    Delhi, Delhi, India Eteros Technologies Full time

    Job Title: Synthesis and Static Timing Analysis - Senior Design EngineerLocation: Bangalore/Hyderabad/AhmedabadAs a Senior Design Engineer at Eteros Technologies, you will be responsible for leading the synthesis, static timing, and DFT efforts for an advanced mixed signal chip. You will be part of a highly talented team and will be at the heart of the Soc...

  • Staff DFT CAD Engineer

    1 month ago

    delhi, India Synopsys Inc Full time

    We are looking for a Solutions Engineer Staff to join the team. Does this sound like a good role for you? Develop Synopsys Silicon Lifecycle Management tool flows, methodologies, and automation to meet test requirements for High volume manufacturing, Production, In-ramp, In-Field etc., that includes Memory BIST, Logic BIST, Scan compression, Boundary scan,...

  • VLSI Design Engineer

    1 day ago

    Delhi, Delhi, India Tanishi consultants Full time

    Job Title: VLSI Design EngineerJob Description:We are seeking a highly skilled VLSI Design Engineer to join our team at Tanishi Consultants. The ideal candidate will have expertise in designing and developing high-speed digital systems, including ASIC/SoC designs, and will be responsible for leading the development of complex digital circuits.Main...

  • VLSI Design Lead

    3 weeks ago

    Delhi, Delhi, India Eteros Technologies Full time

    Job Title: Physical Design Lead EngineerJoin Eteros Technologies, a leading Semiconductor Engineering services startup, as a Physical Design Lead Engineer. We are seeking a highly skilled and experienced professional to lead our development team working on an advanced mixed signal chip for a high-profile Silicon Valley startup.Key Responsibilities:Lead the...

  • VLSI Design Lead

    3 weeks ago

    Delhi, Delhi, India Eteros Technologies Full time

    Job Title: Physical Design Principal/Staff EngineerJoin Eteros Technologies, a leading Semiconductor Engineering services startup, as a Physical Design Principal/Staff Engineer. We are seeking a highly experienced and skilled professional to lead our development team working on an advanced mixed signal chip for a high-profile Silicon Valley startup.Key...

  • Senior Staff FPGA Design Engineers

    1 month ago

    Delhi, India Synopsys Inc Full time

    Senior Staff FPGA Design Engineers (prototyping)Location: BangaloreExperience: 8yrs - 12yrsOverview:Synopsys’s HAPS Based Prototyping includes HAPS hardware and HAPS ProtoCompiler tools that provide design automation and debug for the HAPS Series of FPGA-based prototypes. Features include FPGA synthesis for HAPS, system planning, RTL debug and system...

  • VLSI - Physical Design Lead Engineer

    5 months ago

    Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...

  • Vlsi - Physical Design Lead Engineer

    2 months ago

    Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad-Our world-wide customers are amongst The Who's...

  • Physical Design Engineer

    3 weeks ago

    Delhi, Delhi, India UST Full time

    Job Title: Physical Design EngineerWe are seeking a highly skilled Physical Design Engineer to join our team at UST. As a Physical Design Engineer, you will be responsible for designing and developing complex digital circuits and systems.Key Responsibilities:Design and develop complex digital circuits and systems using Cadence tools and flows.Optimize...

  • Physical Design Engineer

    3 days ago

    Delhi, India Modernize Chip Solutions (MCS) Full time

    About the Company- Modernize Chip solutionsAbout the Role- RTL Design EngineerRequired Skills-Total Years of Experience 10+YrsHands on RTL Design using verilogSOc and Subsystem integration, Pheripherals like PCIE, Ethernet and USB IntegrationFront end flow environment bringupStrong in the Flows, Lint, CDC, Synthesis, Formality, VCLPtcl or perl scripting...

  • Digital FPGA Engineer

    3 days ago

    Delhi, India RiVi Consulting Group L.L.C Full time

    Responsibilities:• Develop and optimise RTL code for FPGA applications, ensuring high-performance, low-latency designs.• Perform FPGA synthesis, place and route, and timing analysis to meet system requirements.• Conduct simulation, debugging, and troubleshooting of FPGA designs using tools such asModelSim/Vivado/Quartus.• Manage FPGA resources...

  • System-on-Chip Design Engineer

    3 days ago

    Delhi, India Mulya Technologies Full time

    Role: Principal / Senior Staff SoC/Chiplet RTL Integration Design EngineerLocation : Greater Hyderabad AreaResponsibilities include:Collaborate with SoC/System architects and IP providers to define the RTL (Register Transfer Level) integration strategy for complex System-on-Chip (SoC)/Chiplet designs.Integrate IP blocks, including CPUs, GPUs, Accelerators,...

  • VLSI - Physical Design Lead/Staff Engineer

    1 month ago

    delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private Limited Eteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad • Our world-wide customers are amongst The...

  • VLSI - Physical Design Lead/Staff Engineer

    5 months ago

    Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad• Our world-wide customers are amongst The Who's...

  • Senior Staff Engineer

    4 months ago

    Delhi, India Mulya Technologies Full time

    Senior Staff Engineer - RTL DesignLocation: Bangalore /PuneWe enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers,...

  • Vlsi - Physical Design Lead/Staff Engineer

    1 month ago

    Delhi, India Eteros Technologies Full time

    Company: Eteros Technologies India Private LimitedEteros Technologies, Inc. is a Semiconductor Engineering services startup, head quartered in the heart of the Silicon Valley, San Jose, CA, USA. Eteros Technologies India Pvt Ltd is a wholly owned subsidiary offices in Bangalore, Noida, Hyderabad and Ahmedabad-Our world-wide customers are amongst The Who's...

  • Sr RTL Design Engineer

    1 month ago

    delhi, India Renesas Electronics Full time

    Renesas is one of the top global semiconductor companies in the world. We strive to develop a safer, healthier, greener, and smarter world, and our goal is to make every endpoint intelligent by offering product solutions in the automotive, industrial, infrastructure and IoT markets. Our robust product portfolio includes world-leading MCUs, SoCs, analog and...

  • Physical Design Engineer

    3 weeks ago

    Delhi, Delhi, India Signoff Semiconductors private Limited Full time

    Job Title: Physical Design Engineer/Senior/Lead/ManagerAt Signoff Semiconductors private Limited, we are seeking a highly skilled Physical Design Engineer to join our team. The ideal candidate will have a strong background in digital design and experience with low power implementation techniques.Key Responsibilities:Design and implement digital circuits...

  • Principal SoC

    3 weeks ago

    Delhi, India Mulya Technologies Full time

    Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / HyderabadPrincipal / Senior Staff SoC/Chiplet RTL Integration DesignerResponsibilities include:Collaborate with SoC/System architects and IP providers to define the RTL (Register Transfer Level) integration strategy for complex...