Current jobs related to Principal Design Verification Engineer - Greater Hyderabad Area - Mulya Technologies
-
Principal Verification Engineer
2 weeks ago
Greater Hyderabad Area, India Mulya Technologies Full timePrincipal Staff Verification Engineer (VLSI Verification + AV +AI Expertise) Founded by highly respected Silicon Valley veterans - with its design centers established in Santa Clara, California. / Hyderabad/ Bangalore Our pay comprehensively beats "ALL" Semiconductor product players in the Indian market. Thu, Aug 21 at 4:49 PM Job Description – Staff...
-
Principal Design Verification Engineer
50 minutes ago
Greater Bengaluru Area, India Faststream Technologies Full time ₹ 15,00,000 - ₹ 20,00,000 per yearJob descriptionLead and manage SOC Design Verification efforts for complex projects, ensuring the successful execution of verification plans.Develop and implement comprehensive verification strategies, test plans, and test benches for high-speed SOCs, including low-speed peripherals like I2C/I3C, SPI, UART, GPIO, QSPI, and high-speed protocols like PCIe,...
-
Greater Bengaluru Area, India Mulya Technologies Full time ₹ 15,00,000 - ₹ 25,00,000 per yearTITLE: DESIGN VERIFICATION ENGINEERLOCATION: GREATER BENGALURU AREACompany DescriptionWe are looking for exceptional talent and leadership to join Fast Growing Startup into Scalable Intelligence, the world's first company developing Agentic Silicon for powering the future of AI.Founded in 2023, We have deep customer engagements across America, Europe, and...
-
Principal Engineer – Analog circuit Design
2 days ago
Greater Delhi Area, India Mulya Technologies Full time ₹ 20,00,000 - ₹ 25,00,000 per yearPrincipal Engineer – Analog DesignLocation: BangaloreWe are a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processingWe are a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Engineer – Analog Design to join...
-
Principal Design Verification Engineer
3 weeks ago
Hyderabad, India Microsoft Full timeOverview Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers the core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN,...
-
Greater Delhi Area, India Mulya Technologies Full timeSenior Principal Engineer – Analog Design Location: Bangalore We are a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing We are a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Engineer – Analog...
-
Design Verification Engineer
4 days ago
Greater Bengaluru Area, India Si14 Semiconductor Private Limited Full time ₹ 15,00,000 - ₹ 25,00,000 per yearJob Summary:We are looking for a skilled and motivated Design Verification (DV)/SoC Verification Engineer with over 3 years of hands-on experience in SoC-level verification, Low Power Verification, Gate-Level Simulation (GLS), and PCIe/Peripheral Interface Verification. The ideal candidate will play a key role in verifying complex SoCs, ensuring functional...
-
Senior Design Verification Engineer
4 weeks ago
Greater Hyderabad Area, India Mulya Technologies Full timeTITLE: Design Verification Engineer LOCATION: GREATER HYDERABAD AREA Company Description We are a technology consulting company delivering best-in class Chip Design Services. Founded in 2008, we partner with top semiconductor companies in building a connected, safer tomorrow. With over 40+ tapeouts and expertise spanning the breadth of chip design, we...
-
Greater Delhi Area, India Mulya Technologies Full timeSenior Principal Engineer – Analog Design Location: Bangalore We are a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing We are a premier chip and silicon IP provider, is seeking to hire an exceptional Principal Engineer – Analog...
-
Senior Design Verification Engineer
4 weeks ago
Greater Hyderabad Area, India Mulya Technologies Full timeTITLE: Design Verification EngineerLOCATION: GREATER HYDERABAD AREACompany DescriptionWe are a technology consulting company delivering best-in class Chip Design Services.Founded in 2008, we partner with top semiconductor companies in building a connected, safer tomorrow. With over 40+ tapeouts and expertise spanning the breadth of chip design, we offer a...
Principal Design Verification Engineer
4 weeks ago
Top 100 Global Semiconductor MNC in the world
Principal / Staff Design Verification Engineer
Bangalore
Description
We are a innovative enterprise that designs, develops, and delivers System-on-Chip products to customers worldwide. The company is focused on AR/VR, imaging, networking, storage, and other dynamic technologies that drive today’s leading-edge applications. We combine world-class expertise, experience, and an extensive IP portfolio to provide exceptional solutions and ensure a better quality of experience for customers. Founded in 2015, We are headquartered in Japan, and have offices in Japan, Asia, United States and Europe to lead its product development and sales activities.
Primary Responsibilities Inclu
de:
Responsible for all aspects of verification methodology employed and for ensuring the application of uniform standards and adoption of best practi
ces.Work and liaison with other Design Verification teams within our customer sites to identify holes in the design verification flow and implement corrective act
ion.Overall, responsible for verification of ASIC designs To include such things
as:Design Verification – Implement test benches in UVM and Sytem Verilog, run regressions at RTL and gate level, generate and report DV metrics with respect to bug tracking and code coverage,debug failures and providefeedback to the designt
eam.Responsible for oversight and completion of debugging problems and troubleshooting in Real Time. This includes being responsible forDebugging Designs for High throughput, Low Latency of Pipeline and DynamicPower Management at full system le
vel.Setup Verification Regression suites at RTL Level & Corresponding NetlistLevel after Synthesis to test any/all Cornercase conditi
ons.Work closely with design team to ensure the Company is meeting design requirements for projects. This may include: review of specifications, understanding chip architecture, developing tests & coverage plans, and defining methodology & test benc
hes.Work closely with Custom SoC department to provide great customer service to our clients and the projects at hand. Support, encourage and drive timelyand accurate deliverables with customers withinsched
ules
Necessary Qualificat
ions:
BS or MS in Computer Science or Electrical Engine
ering.10+ years of industry experience bringing silicon ICs into high volume produ
ction.Must have strong experience wit
h UVM.Must have a full chip verification expe
rienceExperience of leading a single pr
oject.Knowledge of industry standard interfaces. Extensive Familiarity with Verilog, Simulation tools & demonstrated ability to debug Problems & Troubleshoot in Rea
lTime.Sound knowledge of ARMv8, interconnect, memory coherence and memory archite
cturesFamiliarity with Formality & most popular Verification Tools. (Key knowledge should include such topics as: IP validation, Gate level verification, FPGA Validation, Emulation, Silicon Validation, Reference Board bring up verification, Silicon Bring up, DFx, Low Power Verific
ation)Expertise in writing Perl / Python , awk, sed & Common Scripts to automate the Verification Tasks for CPU plus all Chip peripherals – USB, PCIe, MIPI, SDIO, PCI E & DDR Controllers.Advanced knowledge of ASIC design and verification flow including RTL design, simulation, test bench development, regression, equivalence checking, timing analysis, scan insertion and test pattern gene
ration
Experience with low-level programming of systems in
C/C++.Experienced in writing scripts in languages such as Perl, Python, an
d Tcl.Functional understanding of constrained random verification process, functional coverage, and code coverage.Low power verification UPF
Team player with excellent communication skills and the desire to take on diverse chall
enges.Customer interaction
Other Qualifications:
Good knowledge of low power camera and imaging systems is a plus
Experience with formal verification tools is
a plus.CPU Security,Secure boot, SecureJTAG
Familiarity with ARM architecture
Familiarity with scripting/programming with Perl/Python, Tcl, C/C++
Contact:Uday
Mulya Technologies
"
Mining The Knowledge Community"
