(3 Days Left) Senior Principal Physical Design Engineer
1 day ago
-
About Omni Design Technologies
Omni Design Technologies is a leading provider of high-performance, ultra-low power IP cores, from 28nm down through advanced FinFET nodes, which enable differentiated system-on-chip (SoC), in applications ranging from 5G, wireline and optical communications, LiDAR, radar, automotive networking, AI, image sensors, and the internet-of-things (IoT). Our data converter (ADC and DAC) IP cores range from 6-bit to 14-bit resolution and from a few MSPS to more than 100 GSPS sampling rates. Omni Design, founded in 2015 by semiconductor industry veterans, has an excellent track record of innovation and collaboration with customers to enable their success. The company is headquartered in Milpitas, California with additional design centers in Fort Collins-Colorado, Bangalore-India, Hyderabad-India, Dublin-Ireland, Boston-Massachusetts.
Bangalore
Bangalore
Full-Time /
We are looking for a Principal experienced place-and-route engineer, who is capable of driving the required digital backend flows to create our designs. The ability to work closely with rtl design team to understand partition architecture and drive physical aspects early in design cycle in a key feature of this role
Qualifications
- You should have physical design experience, with recent successful tapeouts in deep submicron technology and FinFet technology.- Knowledgeable in partition level P&R implementation, including floorplanning, clock & power distribution, timing closure, physical & electrical verification- Strong knowledge of PD construction & analysis flows and methodology- Ability to execute to stringent schedule & die size requirements- Strong communication skills- Experienced in industry standard tools, understand their capabilities and underlying algorithms- Experience with large SOC/IP designs with frequencies in excess of 500Mhz- Ability to resolve design and flow issues related to physical design, identify potential solutions and drive execution
Education and Experience
- B.E./B.Tech./M.E./M.Tech in VLSI- Minimum of 12 years of working experience in PnR flow of a product company.- Candidate must have working experience in 7nm FF and on lower nodes.
Detailed responsibilities and skills
- Perform Floor-planning and Placement, CTS, Routing.- LVS, DRC and Antenna checks and Generation of GDSII and .lib- Reliability checks like EM violations check and Signal Integrity issues like crosstalk- Perform physical verification, IR drop analysis, and generating SPEF- Knowledge of full RTL to GDSII flow (Floorplan, CTS, PnR, DRC/LVS, SI, IR Drop )- Hands-on experience with Cadence PnR tools, Floorplanning, IR Drop and Physical verification- have good understanding of verilog/VHDL- Exposure to low power techniques- Knowledge of tcl and Python scripting is a must
We are looking for trailblazers ...
We strongly believe that the pace of the ongoing hardware revolution will be greatly accelerated by Design’s IP cores and the rapidly emerging semiconductor embedded design business ecosystem.
we have created an exciting environment with amazing talent across multiple disciplines. We like self-motivated individuals, we encourage initiative, we look for leadership qualities, we value teamwork, we like diversity, and we reward excellence. We are looking for trailblazers to bring our vision to fruition.
If you are interested in making an impact as part of a young, fast growing, cutting edge technology company, please reach out to us.
We are a equal opportunity employer. We offer excellent compensation. We seek individuals that share our high standards and commitment to excellence.
Contact:
Uday
Mulya Technologies
-
Senior Principal Physical Design Engineer
2 months ago
Delhi, India Mulya Technologies Full timeSenior Principal / Principal Physical Design EngineerBangaloreOur main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips.We will continue to integrate the latest electronic and electrical architecture (E/EA)...
-
Senior Principal Physical Design Engineer
9 hours ago
Delhi, India Mulya Technologies Full timePhysical Design Manager / Senior Principal Physical Design Engineer BangaloreOur main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips.We will continue to integrate the latest electronic and electrical...
-
3 Days Left: Staff Application Engineer
13 hours ago
Delhi, India Synopsys Inc Full timeSenior Physical Design Application Engineer:Location- Bangalore- This unique opportunity combines usage of industries latest and best Synopsys implementation tools, solving top notch critical design challenges of customers, working on latest cutting-edge technology nodes and working towards enhancing QOR metrics to achieve best in class PPA and TAT targets...
-
Physical Design Engineer
2 weeks ago
Delhi, India Jones RecruitZo Full timeJob Title: Senior ASIC Design Engineer (Physical Design & Timing Optimization)Location: WFO / Hyderabad)Experience: 5-8 YearsNotice Period: 30- 45 daysJob Description:We are looking for a skilled Senior ASIC Design Engineer with expertise in Physical Design and Timing Optimization . The ideal candidate will have hands-on experience with Hierarchical...
-
Physical design engineer
1 week ago
Delhi, India Jones RecruitZo Full timeJob Title: Senior ASIC Design Engineer (Physical Design & Timing Optimization)Location: WFO / Hyderabad)Experience: 5-8 YearsNotice Period: 30- 45 daysJob Description:We are looking for a skilled Senior ASIC Design Engineer with expertise in Physical Design and Timing Optimization. The ideal candidate will have hands-on experience with Hierarchical...
-
Senior Principal Physical Design Engineer
2 days ago
Delhi, India Mulya Technologies Full timePrincipal Physical Design Engineer ( with exp in 3nm )About Omni Design TechnologiesOmni Design Technologies is a leading provider of high-performance, ultra-low power IP cores, from 28nm down through advanced FinFET nodes, which enable differentiated system-on-chip (SoC), in applications ranging from 5G, wireline and optical communications, LiDAR, radar,...
-
Physical Design Manager
11 hours ago
Delhi, India Mulya Technologies Full timePhysical Design Manager / Senior Principal EngineerBangaloreOur main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips.We will continue to integrate the latest electronic and electrical architecture (E/EA)...
-
Physical Design Manager
9 hours ago
Delhi, India Mulya Technologies Full timePhysical Design Manager / Senior Principal Engineer BangaloreOur main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips.We will continue to integrate the latest electronic and electrical architecture (E/EA)...
-
Physical Design Manager
11 hours ago
Delhi, India Mulya Technologies Full timePhysical Design Manager / Senior Principal EngineerBangaloreOur main business focuses on automotive microcontrollers and SoCs. The solutions cover a wide range, such as Edge-ECU to ADAS applications, dedicated to creating a comprehensive solution for automotive chips.We will continue to integrate the latest electronic and electrical architecture (E/EA)...
-
Physical Design Engineer
2 weeks ago
Delhi, India Jones RecruitZo Full timeJob Title:Senior ASIC Design Engineer (Physical Design & Timing Optimization)Location:WFO / Hyderabad)Experience:5-8 YearsNotice Period: 30- 45 daysJob Description:We are looking for a skilledSenior ASIC Design Engineerwith expertise inPhysical DesignandTiming Optimization . The ideal candidate will have hands-on experience withHierarchical and Block-level...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIES- Engineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
Senior Physical Design Engineer
4 weeks ago
delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India eInfochips (An Arrow Company) Full timeJob Role: Physical Design Engineer- Senior/LeadLocation: Bangalore, Hyderabad, Noida ,Chennai and AhmedabadExperience Required: 4+ROLE & RESPONSIBILITIESEngineer will be responsible for floor-planning, timing constraints, physical synthesis, formal verification, clock tree optimization, routing, extraction, timing closure, DFT, Antenna fixing &signal...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India Wipro Full timeSenior Physical Design Engineer:Exp-6+yrsKEY RESPONSIBILITIES:- Lead the team responsible for Synthesis, Physical Design, timing and Physical closure- Manage a large team of internal and external resources- Responsible for ensuring the completion of the SOC chip on schedule with high QOR- Physical implementation of block level and subsystem level- Contribute...
-
Senior Physical Design Engineer
4 weeks ago
delhi, India Wipro Full timeSenior Physical Design Engineer:Exp-6+yrsKEY RESPONSIBILITIES:Lead the team responsible for Synthesis, Physical Design, timing and Physical closureManage a large team of internal and external resourcesResponsible for ensuring the completion of the SOC chip on schedule with high QORPhysical implementation of block level and subsystem levelContribute to...
-
delhi, India Mulya Technologies Full timeare looking for trailblazers ...We strongly believe that the pace of the ongoing hardware revolution will be greatly accelerated by Design’s IP cores and the rapidly emerging semiconductor embedded design business ecosystem.we have created an exciting environment with amazing talent across multiple disciplines. We like self-motivated individuals, we...
-
Delhi, India Mulya Technologies Full timePrincipal Physical Design Engineer ( with exp in 3nm )About Omni Design TechnologiesOmni Design Technologies is a leading provider of high-performance, ultra-low power IP cores, from 28nm down through advanced FinFET nodes, which enable differentiated system-on-chip (SoC), in applications ranging from 5G, wireline and optical communications, LiDAR, radar,...
-
delhi, India Mulya Technologies Full timePrincipal Physical Design Engineer ( with exp in 3nm )About Omni Design TechnologiesOmni Design Technologies is a leading provider of high-performance, ultra-low power IP cores, from 28nm down through advanced FinFET nodes, which enable differentiated system-on-chip (SoC), in applications ranging from 5G, wireline and optical communications, LiDAR, radar,...
-
Associate/junior Physical Therapist
3 months ago
Delhi, Delhi, India OrthoDocs Physical Therapy Clinic Full timePosition Overview: We are seeking a motivated and compassionate Physical Therapist to join our team. This position offers an excellent opportunity to gain hands-on experience in **orthopaedic physical therapy field**, work alongside experienced therapist, and contribute to the well-being of our patients. Key Responsibilities: - Assist in evaluating...
-
Senior Physical Design Engineer
4 weeks ago
Delhi, India Wipro Full timeSenior Physical Design Engineer:Exp-6+yrsKEY RESPONSIBILITIES:Lead the team responsible for Synthesis, Physical Design, timing and Physical closureManage a large team of internal and external resourcesResponsible for ensuring the completion of the SOC chip on schedule with high QORPhysical implementation of block level and subsystem levelContribute to...