Current jobs related to Senior Memory PHY Architect - Bengaluru - Mulya Technologies
-
Memory PHY architect
2 weeks ago
Bengaluru, India Mulya Technologies Full timeMemory PHY architectLocation: BangaloreWe enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage,...
-
Memory PHY architect
2 weeks ago
Bengaluru, India Mulya Technologies Full timeMemory PHY architectLocation: BangaloreWe enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage,...
-
Memory PHY architect
1 month ago
Greater Bengaluru Area, India Mulya Technologies Full timeMemory PHY architectLocation: Bangalore We enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage,...
-
Memory PHY architect
1 month ago
Greater Bengaluru Area, India Mulya Technologies Full timeMemory PHY architect Location: Bangalore We enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage,...
-
Memory Controller
3 weeks ago
Bengaluru, India Tech Mahindra Full timeLocation : BangaloreRTL design and development of Memory controllers/DDR/LPDDR/PHY Integration, Lint, CDC, RDC and other front-end flow design experience UPF design knowledge is a plus, but debugging UPF problems at the RTL level is a must Synthesis knowledge, Running light-weight synthesis to provide timing violations info back to RTL team is expected...
-
Memory Controller
3 weeks ago
Bengaluru, India Tech Mahindra Full timeLocation : Bangalore RTL design and development of Memory controllers/DDR/LPDDR/PHY Integration, Lint, CDC, RDC and other front-end flow design experience UPF design knowledge is a plus, but debugging UPF problems at the RTL level is a must Synthesis knowledge, Running light-weight synthesis to provide timing violations info back to RTL team is expected ...
-
Staff Engineer – ASIC Digital Design(DDR PHY)
3 months ago
Bengaluru, India Mulya Technologies Full timeStaff Engineer – ASIC Digital Design(DDR PHY)Top10 Semiconductor Organization in the WorldBangaloreWe are a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.Staff Engineer – ASIC Digital Design(DDR PHY)JOB...
-
Staff Engineer – ASIC Digital Design(DDR PHY)
4 months ago
Bengaluru, India Micron Full timeOur vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR40965 Staff Engineer – ASIC Digital Design(DDR...
-
Senior Design Verification Engineer
3 weeks ago
Bengaluru, India NowWiN International Full timeWe are seeking a highly motivated and experienced Senior Design Verification Engineer to join our team.In this role, you will be responsible for ensuring the functionality and performance of memory controller and interface designs, focusing on LPDDR5/DDR4/DDR5 protocols.You will play a key role in developing and executing verification plans, building robust...
-
Wafer Space
1 month ago
Bengaluru, India Wafer Space - An ACL Digital Company Full timeJob Description :- Good knowledge of Memory Controller & PHY, LPDDR5/DDR4/5 Protocols is preferred.- Proven track record of building Testplan, UVM Environment from Scratch.- Experience with Debugging, Scoreboard/Assertions development and Code Coverage Analysis.- Sound knowledge of System Verilog and UVM Methodology.- The position requires good Written &...
-
SOC Architect
4 months ago
Bengaluru, Karnataka, India onsemi Full timeJOB DESCRIPTION: Chief SoC Architect Description - External This is a technical leadership role providing vision, technical guidance and overtime managing a small team (over time) of chip architects and micro architects for developing the SoCs for Onsemi’s Automotive SerDes. Job will entail (1) developing understanding of the requirements for a...
-
Staff Engineer – ASIC Digital Design(DDR PHY)
3 months ago
Greater Bengaluru Area, India Mulya Technologies Full timeStaff Engineer – ASIC Digital Design(DDR PHY)Top10 Semiconductor Organization in the WorldBangaloreWe are a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.Staff Engineer – ASIC Digital Design(DDR PHY)JOB...
-
Architect - Memory Systems Architecture
4 months ago
Bengaluru, India NVIDIA Full timeNVIDIA is seeking a motivated memory subsystem architects to work with a team to solve complex problems while optimizing performance, area, complexity, and power on leading-edge SoC systems. This team helps build new and innovative products tailored to NVIDIA’s world changing solutions for autonomous vehicles, mobile systems, deep-learning, and...
-
DFT Architect
2 days ago
Bengaluru, India ACL Digital Full time15+ Years of experienceAs a Design-for-Testability (DFT) Architect, the candidate is expected to have prior experience in defining the DFT Architecture, methodology flow and DFT implementation verification plan.The candidate also should have DFT end to end execution experience from DFT spec definition to post silicon bringup.The candidate will meet regularly...
-
WLAN PHY Baseband
2 days ago
Bengaluru, India Qualcomm Full timeCompany: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Qualcomm's Bangalore WLAN PHY (Baseband) team is seeking Staff/Senior Staff VLSI Digital Design Engineers to lead IP development for the latest WiFi standards. Our WLAN PHY team, comprised of highly passionate and...
-
WLAN Phy
2 weeks ago
Bengaluru, India Qualcomm Full timeCompany: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: Title: WLAN PHY (Baseband) Digital Design Engineer General Summary: Qualcomm's Bangalore WLAN PHY (Baseband) team is seeking VLSI Digital Design Engineers to lead IP development for the latest WiFi standards. ...
-
DFT Architect
3 days ago
Bengaluru, India ACL Digital Full timeTechnical Skills:15+ Years of experience.As a Design-for-Testability (DFT) Architect, the candidate is expected to have prior experience in defining the DFT Architecture, methodology flow and DFT implementation verification plan.The candidate also should have DFT end to end execution experience from DFT spec definition to post silicon bringup.The candidate...
-
DFT Architect
4 days ago
Bengaluru, India ACL Digital Full timeTechnical Skills:15+ Years of experience.As a Design-for-Testability (DFT) Architect, the candidate is expected to have prior experience in defining the DFT Architecture, methodology flow and DFT implementation verification plan.The candidate also should have DFT end to end execution experience from DFT spec definition to post silicon bringup.The candidate...
-
DFT Architect
4 days ago
Bengaluru, India ACL Digital Full time15+ Years of experience As a Design-for-Testability (DFT) Architect, the candidate is expected to have prior experience in defining the DFT Architecture, methodology flow and DFT implementation verification plan. The candidate also should have DFT end to end execution experience from DFT spec definition to post silicon bringup. The candidate will meet...
-
DFT Architect
2 days ago
Bengaluru, India ACL Digital Full timeTechnical Skills: 15+ Years of experience. As a Design-for-Testability (DFT) Architect, the candidate is expected to have prior experience in defining the DFT Architecture, methodology flow and DFT implementation verification plan. The candidate also should have DFT end to end execution experience from DFT spec definition to post silicon bringup. The...
Senior Memory PHY Architect
3 months ago
.We enable tomorrow’s future by accelerating the critical data communication at the heart of our digital world – from seamless video streaming to AI to the metaverse and much more. Our technology powers product innovation in the most data-demanding industries today, including data centers, networking, storage, artificial intelligence, 5G wireless infrastructure, and autonomous vehicles. Customers partner with us for mission-critical data communication, our innovative technologies, and our proven track record. Together, we enable the next generation of digital technology.
What you’ll do:As a Memory PHY architect, your responsibilities include designing and optimizing physical layer interfaces for memory systems, such as DDR, LPDDR or HBM.Have to design the high-speed interfaces, optimising signal integrity and ensuring compatibility with memory controllers.Interfacing with customers to understand their requirements and providing technical support during product integration and deployment.Will have to collaborate with other teams, such as memory controller designers, system architects and validation engineers, to ensure seamless integration and functionality.Identify and mitigate risks associated with memory interface , such as timing closure issues or signal integrity issues.Architecting complex memory interface solutions to meet performance,power and cost targetsShould be guiding and mentoring junior engineers , helping them solve complex design challenges.Creating and maintaining design documentation, including specifications, design , guidelines and application notes.
What you’ll need:Should have 13-17 years experience in Memory PHY designs in lower (7nm and below) tech nodes. Should have worked in-depth in any one domain (Digital or Analog Design) in depth.Should have good knowledge about other domains as well including RTL design, DV, Analog design, SI/PI.Should have worked on architecture of PHYs and controllers.Responsibility will include driving the arch., customer engagement and coordination with the various teams to drive the execution
"Hybrid work environment"As part of our commitment to the well-being and satisfaction of our employees, we have designed a comprehensive benefits package that includes:Competitive Compensation PackageRestricted Stock Units (RSUs)Hybrid Working ModelProvisions to pursue advanced education from Premium Institute, eLearning content providers.Medical Insurance and a cohort of Wellness BenefitsEducational AssistanceAdvance Loan AssistanceOffice lunch & Snacks Facility
ContactUdayMulya
