Principal ASIC Physical Design Engineer

12 hours ago


Delhi, India QuEST Global Full time

DIRECT Applicants - may write to Email : We are recruiting for below rolesASIC Physical Design Principal Engineer RTL2GDS : 15 - 25 YearsSenior Technical Architect - SoC (System on Chip) Physical Design : 15 - 25 YearsRole Summary:This is a deep technical leadership role focused on architecting and guiding turnkey SoC physical design projects. The ideal candidate will have extensive hands-on expertise in RTL2GDS implementation at advanced nodes (3nm/5nm), be customer-facing, and capable of owning project methodology, technical quality, and solution engineering end to end.Key Responsibilities:Turnkey Delivery LeadershipDefine and drive end-to-end RTL-to-GDSII flows, tailored for customer-specific technology, tools, and deliverables.Lead complex top-level and hierarchical SoC designs, ensuring quality and signoff compliance.Guide floorplan strategy, power planning, PPA closure, IR/EM signoff, and integration challenges.Customer EngagementUnderstand customer requirements and provide technical solutions, execution strategies, and staffing recommendations.Interface with customer architects and stakeholders for reviews, issue resolution, and milestones.Technical MentorshipMentor physical design teams on advanced technology node implementation, complex SoC partitioning, and tool optimizations.Review block-level signoff issues, methodology gaps, and drive technical excellence across projects.Flow Development and InnovationOwn and refine PD reference flows, checklists, automation scripts, and ECO methodologies.Drive low power implementation (UPF), hierarchical signoff closure, and flow correlation across synthesis, STA, and physical domains.Work ExperienceSkills & Experience Required:15–22 years of hands-on experience in physical design implementation. Lead multiple complex design Tapeouts on advance tech nodes.Deep Expertise in PD tools and flows covering synthesis, STA, PNR, Signoff domain. Eg. Synopsys Fusion Compiler, ICC2, PrimeTime, ICV, Cadence Innovus/Tempus, Ansys RedHawk, Caliber, UPF, CLP etc..Strong grasp of low power flows, multi-voltage/multi-Vt, UPF, and power intent checks.Experience in managing or technically driving multiple successful tapeouts (including full-chip or subsystems).Strong scripting in TCL, Python, and ability to drive flow optimizations.Excellent problem-solving, debugging, and documentation skills.Prior customer-facing or solution architect experience preferred.



  • Delhi, India QuEST Global Full time

    DIRECT Applicants - may write to Email : Sunil.Chandran@quest-global.com We are recruiting for below roles ASIC Physical Design Principal Engineer RTL2GDS : 15 - 25 Years Senior Technical Architect - SoC (System on Chip) Physical Design : 15 - 25 Years Role Summary: This is a deep technical leadership role focused on architecting and guiding turnkey SoC...


  • New Delhi, India Prodapt ASIC services (Formerly Innovative Logic) Full time

    Prodapt is a global technology company and the largest specialized player in the Connectedness industry. As an AI-first strategic partner, Prodapt provides consulting, business transformation, and managed services to top telecom and tech enterprises.Prodapt’s ASIC Servicesis a leading provider ofSoC ASIC/FPGA and Embedded Software services . We...


  • Delhi, India eInfochips (An Arrow Company) Full time

    Perform hands-on physical design and physical verification tasks across projects in advanced process nodes.Manage project-specific ASIC development flow setup and maintenance.Physical design tasks include floor-planning, place and route, CTS, timing closure, IR/EM analysis, and LEC for block level and full chip flat/hierarchical designs. Coordinate full chip...

  • ASIC Design Engineer

    3 weeks ago


    New Delhi, India ACL Digital Full time

    ASIC Design EngineerWe are seeking a skilled ASIC Design Engineer with a solid background in digital design, RTL coding, and ASIC development. The ideal candidate will have extensive experience in designing, developing, and optimizing high-performance ASICs, with a strong focus on SystemVerilog or VHDL. This role will involve taking designs from concept to...


  • New Delhi, India DBSI Services Full time

    Physical Design Engineer Bengaluru, IndiaDescriptionWe are seeking aPhysical Design Engineer . This is ahands-on technical positionand will have opportunities to work on a variety of challenging designs. Critical to this position is the ability to articulate technical discussions with ASIC Customers and design teams and work closely with customer, frontend...


  • New Delhi, India DBSI Services Full time

    Physical Design EngineerBengaluru, IndiaDescriptionWe are seeking a Physical Design Engineer. This is a hands-on technical position and will have opportunities to work on a variety of challenging designs. Critical to this position is the ability to articulate technical discussions with ASIC Customers and design teams and work closely with customer, frontend...


  • Delhi, India Mulya Technologies Full time

    UsWe are a technology consulting company delivering best-in class Chip Design Services.Founded in 2008, we partner with top semiconductor companies in building a connected, safer tomorrow.Chip Design ServicesAnalog IP DesignFoundation - OpAmp, BandgapIOs - GPIO, I2C, LVDSClocking - PLLPower - LDOSoC DesignRTL Design, Integration, Lint/CDC/RDC, UPFIP/SoC UVM...


  • New Delhi, India MosChip® Full time

    Company Overview : We are MosChip – A trusted technology partner for SILICON | PRODUCT | AI/ML Engineering. With 1400+ engineers and domain experts across India and the USA, MosChip continues to bring in digital and product transformation for businesses across industries. We offer engineering solutions comprising of systems and product design, IoT solution...


  • New Delhi, India Eximietas Design Full time

    Hi All,Eximietas: Eximietas Design is a leading technology consulting and solutions development firm specializing in the VLSI, Cloud Computing, Cyber Security, and AI/ML domains.We are Hiring: ASIC SOC RTL Design Leads/Architect. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or...


  • New Delhi, India MosChip® Full time

    Education RequirementsB. Tech / M. Tech (ECE)Experience3 to 13 YearsJob LocationHyderabadShiftGeneral (No WFH)Work WeekMonday to FridayHe/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and...