Senior Physical Design Engineer

21 hours ago


New Delhi, India MosChip® Full time

Company Overview : We are MosChip – A trusted technology partner for SILICON | PRODUCT | AI/ML Engineering. With 1400+ engineers and domain experts across India and the USA, MosChip continues to bring in digital and product transformation for businesses across industries. We offer engineering solutions comprising of systems and product design, IoT solution design, artificial intelligence and Machine Learning, FPGA design, Mixed Signal IP design, ASIC design, verification, and validation. MosChip is a publicly traded company headquartered in Hyderabad, India, with a vision to be a preferred partner for technology and excellence throughout the entire product/solution development cycle, designing comprehensive and best-in-class solutions on time to achieve business and operational goals. Our team of experts empowers businesses, technology providers, and manufacturers to deliver innovative, customized, and scalable solutions for domains like Automotive, Media & Entertainment, Industrial and Home Automation, Consumer Electronics, Telecommunications, Computer Vision, Networking, Data Center, Healthcare, etcJob Description:Experience: 4 - 12 Years Location: Hyderabad ( Work From Office)Required skills:He/She should be able to do top-level floor planning, PG Planning, partitioning,placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have worked on 65nm or lower node designs with adv low power techniques such as Voltage Islands, Power Gating and substrate-bias. · Provide technical guidance, mentoring to physical design engrs. · Interface with front-end ASIC teams to resolve issues. · Low Power Design - Voltage Islands, Power Gating, Substrate-bias techniques. · Timing closure on DDR2/DDR3/PCIE interfaces. · Excellent communication skills. · Strong Back ground of ASIC Physical Design: Floor planning, P&R, extraction, IR Drop Analysis, Timing and Signal Integrity closure. · Extensive experience and detailed knowledge in Cadence or Synopsys or Magma physical Design Tools. · Expertise in scripting languages such as PERL, TCL. · Strong Physical Verification skill set. · Static Timing Analysis in Primetime or Primetime-SI. · Good written and oral communication skills. Ability to clearly document plans. · Ability to interface with different teams and prioritize work based on project needs.



  • New Delhi, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Architects/Managers/Sr. Managers Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US. .About the job Qualification Required: Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R...


  • New Delhi, India Eximietas Design Full time

    Hi All,Eximietas Hiring Senior Physical Design Architects.Experience: 10+ Years.Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA.Anyone with a Valid H1B or Already in US.About the jobQualification Required:- Typically requires a minimum of 10+ years of experience in Physical Design with mainstream P&R tools - Bachelors OR Masters...


  • New Delhi, India Eximietas Design Full time

    Hi All,Eximietas Design Hiring Senior Physical Design Architects / Sr. Manager. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.About the job Qualification Required: Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R tools...


  • New Delhi, India Eximietas Design Full time

    Hi All,Eximietas Hiring Senior Physical Design Architects. Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.About the job Qualification Required: Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R tools Bachelors OR Masters...


  • New Delhi, India Eximietas Design Full time

    Hi All, Eximietas Hiring Senior Physical Design Leads/Architects Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.About the job Qualification Required: Typically requires a minimum of10+ years of experience in Physical Designwith mainstream P&R tools Bachelors OR...


  • New Delhi, India Eximietas Design Full time

    Hi All,Eximietas Hiring Senior Physical Design Leads/Managers (EMIR). Experience: 10+ Years. Location: Bengaluru or Visakhapatnam or San Jose, Bay Area, & Austin, USA. Anyone with a Valid H1B or Already in US.About the job Qualification Required: (EMIR).Block / Subsystem / Partition • Role: EM/IR. • EDA Tool: Redhawk & Node: TSMC 3nm / 5nm. • ESD...


  • New Delhi, India Sintegra Inc. Full time

    Job SummaryWe are seeking a highly experienced Senior Physical Design Engineer with a minimum of 10 years in the RTL to GDSII flow. This role requires hands-on expertise with Cadence Innovus, experience at N3 and below process nodes, and strong scripting and flow debugging skills.Key Responsibilities- Lead physical design activities from RTL to GDSII,...


  • New Delhi, India ACL Digital Full time

    Technical Requirements Excellent problem-solving, leadership, and communication skills. Ability to work in a fast-paced environment and lead a cross-functional team. In-depth knowledge of floor planning, power planning, PNR and signoff checks Strong experience in static timing analysis (STA), timing closure, and signal integrity. Expertise in power...


  • New Delhi, India Sintegra Inc. Full time

    Job Summary We are seeking a highly experiencedSenior Physical Design Engineerwith a minimum of 10 years in the RTL to GDSII flow. This role requireshands-on expertise with Cadence Innovus ,experience at N3 and below process nodes , andstrong scripting and flow debugging skills .Key Responsibilities Lead physical design activities from RTL to GDSII, ensuring...


  • New Delhi, India Cadence System Design and Analysis Full time

    BE /Btech EXp- 3-7 YrsWork on challenging DDR PHY IP & Testchip Physical Design from Netlist-to-GDS in tech nodes below 7nm. • Take ownership of one or more physical design blocks includes all of, floorplan, CTS, PNR, QRC, STA, PV & IR. • Contribute to design methodology, flow automation. • Innovate & implement Power, Performance and Area optimization...