Senior Physical Design Engineer

2 weeks ago


Hyderabad, India Microsoft Full time
Overview

Microsoft’s Cloud Compute Development Organization (CCDO) is seeking passionate, driven and intellectually curious engineers to join our silicon hardware physical design team, covering RTL to GDS methodology, design convergence, and design quality for our projects. We are responsible for delivering cutting-edge, custom IP and SOC designs that can perform complex and high-performance functions in the most efficient manner. This team will be involved in numerous projects within Microsoft developing custom silicon for a diverse set of systems.#SCHIEINDIA

Qualifications

Required:BS/MS in Electrical or Computer Engineering10+ years of experience in semiconductor design.Great communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams.Proven track record of implementing designs through synthesis, floorplanning, place and route, extraction, timing, and physical verification.Preffered

:Large SoC/CPU/IP design tape-out experience in the latest foundry process nodes.Excellent project management skills and ability to juggle multiple projects at once.Strong understanding of constraints generation, STA, timing optimization, and timing closure.In-depth understanding of design tradeoffs for power, performance, and area.Hands on experience with CTS and global clock distribution methods in multi-voltage, multi-clock, multi-domain, and low power designs.Experience in EDA tools such as Primetime, StarRC, Design Compiler, ICC, Fusion Compiler, Innovus etc.Experience and knowledge of formal equivalency checks, LEC, LP, UPF, reliability, SI, and Noise.Exposure and some hands-on experience with PD flows bring up/setup/flow flush, overall know how of PD-TFM and PD methodology is a big plusStrong problem-solving and data analysis skillsAutomation skills using scripting languages such as Perl, TCL, or Python.Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to the following specialized security screenings: Microsoft Cloud Background Check: This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter.

Responsibilities

In this high impact role on the team, you will be responsible to:Demonstrate technical expertise in all aspects of Physical Design, from synthesis to place and route of partitions through all signoff including timing signoff, physical verification, EMIR signoff , Formal Equivalence, and Low Power Verification.Own complete PD execution of Sub-systems/Sub-chips instantiating multiple other Physical partitions.Own partition floorplanning for optimizing blocks for Power, Performance and Area.Have close collaboration with RTL team to help drive and resolve design issues related to block closure.Understand tools, flows, and overall design methodology in design construction, signoff, and optimization with a data driven approach.Implement robust clock distribution solutions using appropriate methods that meet design requirements.Make good independent technical trade-offs between power, area, and timing (PPA).Be able to guide and coordinate with all sub-partitions PD to be able to take the Sub-chip through PD (construction through signoff) closure.Additionally flow flush PD TFM on few design partitions for early identification of any design PD flow issues before every PD TFM release is proliferated and deployed across all partitions/subchips for PD execution.Partner closely with PD flow/CAD team and PD methodology team to flag & fix PD TFM issues upfront and ensure those are fixed in the next PD TFM release from CAD or are updated in the design project layer (as appropriate).Benefits/perks listed below may vary depending on the nature of your employment with Microsoft and the country where you work.Industry leading healthcareEducational resourcesDiscounts on products and servicesSavings and investmentsMaternity and paternity leaveGenerous time awayGiving programsOpportunities to network and connect
  • Senior Engineer

    4 weeks ago


    hyderabad, India Micron Full time

    Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR49376 Senior Engineer - ASIC Physical Design ...

  • Senior Engineer

    2 months ago


    Hyderabad, India Micron Full time

    Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR49376 Senior Engineer - ASIC Physical Design ...

  • Senior Engineer

    3 weeks ago


    hyderabad, India Micron Full time

    Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR48818 Senior Engineer - ASIC Physical Design...

  • Senior Engineer

    1 month ago


    Hyderabad, India Micron Full time

    Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. JR48818 Senior Engineer - ASIC Physical Design...


  • Hyderabad, India MosChip Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • Hyderabad, India MosChip Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • hyderabad, India MosChip Full time

    He/She should be able to do top-level floor planning, PG Planning, partitioning, placement, scan-chain-reordering, clock tree synthesis, timing optimization, SI aware routing, timing analysis/closure and ECO tasks (timing and functional ECOs), SI closure, design rule checks (DRC), and Logical vs. Schematic (LVS) checks, Antenna checks. He/She should have...


  • hyderabad, India Acesoft Labs India Pvt. Ltd. Full time

    Physical Design Engineer · Experience on RTL2GDS Implementation i.e. Synthesis, Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. · Should have experience on Physical Design Methodologies and lower tech nodes like 7nm, 6nm & 5nm. · Should have experience in handling high frequency partitions & memory dominated...


  • Hyderabad, India Acesoft Labs India Pvt. Ltd. Full time

    Physical Design Engineer · Experience on RTL2GDS Implementation i.e. Synthesis, Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. · Should have experience on Physical Design Methodologies and lower tech nodes like 7nm, 6nm & 5nm. · Should have experience in handling high frequency partitions & memory dominated...


  • Hyderabad, India Acesoft Labs India Pvt. Ltd. Full time

    Physical Design Engineer · Experience on RTL2GDS Implementation i.e. Synthesis, Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. · Should have experience on Physical Design Methodologies and lower tech nodes like 7nm, 6nm & 5nm. · Should have experience in handling high frequency partitions & memory dominated...


  • hyderabad, India Global Pharma Tek Full time

    Role and Responsibilities:Perform subsystem-level floor planning, placement, and routing for high-performance microprocessor design.Collaborate with cross-functional teams to achieve design goals.Close the design to meet timing, power, and area requirements.Implement engineering change orders (ECOs) to rectify functional bugs and timing issues.Ensure the...


  • Hyderabad, India Wipro Full time

    Job Title: Physical Design Engineer Duration: Fulltime Experience: 4+yrs to Any Location: Job Description: · Experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. · Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower...


  • hyderabad, India Wipro Full time

    Job Title: Physical Design EngineerDuration: FulltimeExperience: 4+yrs to AnyLocation:Job Description:· Experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower technology...


  • Hyderabad, India Wipro Full time

    Job Title: Physical Design Engineer Duration: Fulltime Experience: 4+yrs to Any Location: Job Description: · Experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification. · Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and...


  • Hyderabad, India Wipro Full time

    Job Title: Physical Design EngineerDuration: FulltimeExperience: 4+yrs to AnyLocation: Job Description:· Experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower...


  • Hyderabad, India Wipro Full time

    Job Title: Physical Design EngineerDuration: FulltimeExperience: 4+yrs to AnyLocation: Job Description:· Experience on Netlist2GDSII Implementation i.e. Floor planning, Placement, CTS, Routing, STA, Power Integrity Analysis, Physical Verification.· Should have experience on Physical Design Methodologies and sub-micron technology of 28nm and lower...


  • Hyderabad, India Synopsys Inc Full time

    Job Description: Work with other Product Engineers and R&D to develop new DSO.ai features and applications. Work with other Product Engineers and R&D to create new ML technologies and products across the SNPS portfolio. Develop and deploy new DSO.ai methodologies and applications (this may involve exploring different methodologies and features across...


  • Hyderabad, India MosChip Full time

    COMPANY OVERVIEW: MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP, Semiconductor & Product Engineering and IoT solutions catering to Aerospace & Defence, Consumer Electronics, Automotive, Medical and Networking & Telecommunications. Required skills: He/She should be able to do...


  • Hyderabad, India MosChip Full time

    COMPANY OVERVIEW:MosChip is a semiconductor and embedded system design company with a focus on Embedded, Turnkey ASICs, Mixed Signal IP, Semiconductor & Product Engineering and IoT solutions catering to Aerospace & Defence, Consumer Electronics, Automotive, Medical and Networking & Telecommunications.Required skills:He/She should be able to do top-level...


  • Hyderabad, India Spruce IT Pvt. Ltd. Full time

    We are hiring for the Physical Design Engineer / Leads role.JOB Designation : Physical Design Engineer / Leads.JOB Location : Bangalore, Hyderabad, Chennai, Noida, Pune, Ahmedabad. Mode of Hiring : Full-time [FTE], Onsite, 5 Days. Notice Period : Immediate to 15 days. Experience : 4-12 years. Required Skills :- Depth experience in Physical Design...