![CoreEL Technologies](https://media.trabajo.org/img/noimg.jpg)
RTL Design Engineer
2 months ago
Job Description:
Understand customer’s requirements /specifications /tender enquiry. Define DSP, System and Board architecture. Project ownership from concept to delivery. This includes identifying risks, dependencies, creating mitigation plan, tracking project schedule, discussions with customers, design reviews. Partition the algorithms for implementing in FPGA and/or in SW. Identify the building blocks & Signal Processing functions. Provide estimates on FPGA resources, computation bandwidth, and memory bandwidth. Create module level details from architecture, coding, simulation and perform peer reviews. Apply the methodologies for design, verification or validation. Define, create and maintain all project related documentation, especially design documents with detailed analysis reports. Provide support to customer during integration phases at test sites and support to production teams. Defining the architecture of RTL functions HDL Coding Simulation and Implementation Testing on board and debuggingProfessional Skills:
VHDL Knowledge Xilinx tools for synthesis and implementation Thorough understanding of Xilinx FPGA’s Functional Simulation Hardware Design : Logic Design & Debugging expertise FPGA Design : VHDL/Verilog RTL Coding, System C/ System Verilog FPGA Synthesis & PAR Tools Implementing DSP algorithms in FPGA environment for Radar and Electronic Warfare systems. Modeling the algorithms in Octave/MATLAB, generating test vectors, visualizing data. Working knowledge on interfacing with ADCs and DACs and interpreting their performance. Fluency, good communication & presentation skills. Configuration/Version control tools like SVN-
RTL Principal Design Engineer
3 months ago
bangalore, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for --Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
3 weeks ago
bangalore, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for --Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Design Engineer
3 weeks ago
bangalore, India Wipro Full timeJob Title: RTL Design EngineerLocation: Bengaluru, Karnataka, IndiaDuration: Full TimeJob description• 5+ years of experience in front end RTL design and front-end tools and flows• Experience in SOC integration, RTL release flows, clocking and reset architecture.• Experience in post RTL checks — Lint, CDC, RDC• Experience in RTL synthesis and...
-
RTL Design Engineer
2 months ago
bangalore, India Global Pharma Tek Full timeJob Title – RTL Design EngineerJob Description –-Strong in Digital Design-Knowledge of VHDL/Verilog/System Verilog-Lint/CDC/Timing Closure-Knowledge of Validating IP, debugging of failures on target boards, board bring up.-Proficiency in Linux environment.-Good Communication skills.Basic job Deliverables – RTL Coding, IP Design, CDC, LINT, Vivado...
-
RTL Design Engineer
3 months ago
bangalore, India Texas Instruments Full timeExperience Level : 1-2 Years Only• 1-2 Years experience in SoC/IP RTL Design• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.About the Group:The Sitara MPU product line is a rapidly expanding business within TI, investing to address the fast-growing segment of high-performance processors in industrial &...
-
RTL Design Engineer
3 weeks ago
bangalore, India Texas Instruments Full timeExperience Level : 1-2 Years Only• 1-2 Years experience in SoC/IP RTL Design• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.About the Group:The Sitara MPU product line is a rapidly expanding business within TI, investing to address the fast-growing segment of high-performance processors in industrial &...
-
RTL Design Engineer
3 weeks ago
bangalore, India Qualcomm Full timeCompany: Qualcomm India Private Limited Job Area: Engineering Group, Engineering Group > Hardware Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives digital transformation to help create a smarter, connected future for...
-
RTL Design Engineer
3 months ago
Bangalore, India MySearch Full timeJob Description - Synthesis, Equivalence Checking, Clock-Domain Crossing (CDC) Analysis, Area/Power optimizations, Linting, Static Timing Analysis (STA)- Write design specifications for different functional blocks on a chip, Create micro-architecture diagrams of functional blocks, Design functional blocks using System Verilog RTL code, conduct Synthesis and...
-
RTL Design Engineer
2 months ago
Bangalore, Karnataka, India MySearch Full timeJob Description- Synthesis, Equivalence Checking, Clock-Domain Crossing (CDC) Analysis, Area/Power optimizations, Linting, Static Timing Analysis (STA)- Write design specifications for different functional blocks on a chip, Create micro-architecture diagrams of functional blocks, Design functional blocks using System Verilog RTL code, conduct Synthesis and...
-
RTL Design Engineer
1 week ago
bangalore, India Tessolve Full timePosition: RTL Design (Design /Sr. design Engineer/Design Lead /Sr. Design Lead/Manager/Sr. Managers)Experience: 3 years to 20 years relevant experience.Location - India and Onsite.Technical Skillset Required:RTL Design using VerilogSOC IP IntegrationInterconnect Protocols: AHB, AXI, APBSOC Interfaces: GPIO, SPI, I2C, UARTHigh Speed Serial Interfaces: PCIe...
-
RTL Design engineer
2 weeks ago
bangalore, India L&T Technology Services Full timeJob description:Junior Engineer – 3 to 5 Years ExpHe should work with lead and program Manager.Self-motivated person.minimum 3 years relevant expRTl Exp is must , not require to code need proficient knowledge.RTl, Lint & CDC, GIT mandatory.Mode of Interview ( F2F)
-
Design lead
4 days ago
bangalore, India SiliconAuto India Full timeJob Summary:As an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power efficiency, and area constraints...
-
RTL Principal Design Engineer
3 months ago
bangalore, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
RTL Principal Design Engineer
3 weeks ago
bangalore, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
Rtl Design Engineer
3 weeks ago
Bangalore City, India Wipro Full timeRTL Design Engineers / Leads / Managers Experience: ~3 to 18+ YearsLocations: India, Hyd, Delhi (NCR), Chennai, Bangalore, Kerala, Ahmedabad, Pune, Mumbai, Etc).Job Description: Expertise in SoC/IP design.Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.In depth knowledge on RTL quality checks (Lint,...
-
Rtl Design Engineer
1 month ago
Bangalore City, India Wipro Full timeRTL Design Engineers / Leads / Managers Experience: ~3 to 18+ YearsLocations: India, Hyd, Delhi (NCR), Chennai, Bangalore, Kerala, Ahmedabad, Pune, Mumbai, Etc).Job Description: Expertise in SoC/IP design.Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.In depth knowledge on RTL quality checks (Lint,...
-
Design lead
4 days ago
bangalore, India SiliconAuto India Full timeJob Summary: As an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power efficiency, and area...
-
Asic RTL Design Engineer
3 weeks ago
bangalore, India AndGate Informatics Pvt Ltd Full timeJob Description AndGate Informatics Pvt. Ltd. is a technology solutions and recruitment company based in Bengaluru. Founded by industry professionals with extensive experience in Semiconductor, IT/Software, and Recruitment & Staffing, AndGate Informatics serves clients in India, Malaysia, Singapore, Vietnam, Taiwan, US, and UK. With a global team, we...
-
RTL Design Engineer
1 week ago
bangalore, India Tessolve Full timePosition: RTL Design (Design /Sr. design Engineer/Design Lead /Sr. Design Lead/Manager/Sr. Managers) Experience: 3 years to 20 years relevant experience. Location - India and Onsite. Technical Skillset Required: RTL Design using Verilog SOC IP Integration Interconnect Protocols: AHB, AXI, APB SOC Interfaces: GPIO, SPI, I2C, UART High Speed Serial...
-
RTL Design Lead
4 days ago
bangalore, India Mulya Technologies Full timeRTL Design Lead Location: Bangalore As an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power...