Mixed Signal ASIC Design
4 months ago
· Lead and coordinate a team of 5 engineers in mixed-signal, RF, analog and digital domain
· Design and guide projects on advanced mixed-signal circuits data converters, sub-sampling phase locked loops, serdes and RF circuits in CMOS and BiCMOS and low-power & low-voltage applications.
· Skilled in Cadence custom IC EDA tools. Knowledge of Keysight Pathway desired.
Achieve successful realization of the layout in close collaboration with layout team.
· Work with application developers to co-develop hardware and software systems.
Collaborate with teams in India and abroad during project implementation phase.
Requirements:
PhD/Master degrees from top universities
Must have a Proven track record of taking multiple mixed-signal ICs through the entire development cycle, from concept to production.
+ 10 years’ experience industrial experience in analog and mixed-signal design.
Successful realization of more than 5 ASIC designs
In depth knowledge of Cadence custom IC EDA tools
Proficiency in system and behavioural modeling using MATLAB, System Verilog, Verilog-A/AMS.
Experience with HDL languages Verilog and/or VHDL is desired.
Scripting skills: Python, Perl and C is a plus.
· Experience with design, implementation, and development environments for reconfigurable systems (such as FPGAs) is a plus.
· Experience with the silicon manufacturers and working with various CMOS process technologies is a plus.
Experience: 10 years + relevant industry experience
Desired Aptitudes:
· Ability to work and manage high performance team.
· One who is individual contributor to the success of the team.
· Ability to adapt to a diverse customer base and willingness to undertake periodic local.
· Travel to customer sites
· Aptitude for learning new technologies and applications
· Good writing, verbal and interpersonal communication skills
· Competent in developing solutions as well as identifying problems
· Knowledge of production processes to ensure quality and robustness
-
Mixed Signal ASIC Design
4 months ago
Pune, India VASBEAM Pvt Ltd Full timeJob Description:·Lead and coordinate a team of 5 engineers in mixed-signal, RF, analog and digital domain·Design and guide projects onadvanced mixed-signal circuits data converters, sub-sampling phase locked loops, serdes and RF circuits in CMOS and BiCMOS and low-power & low-voltage applications.·Skilled in Cadence custom IC EDA tools. Knowledge of...
-
Mixed Signal ASIC Design
4 months ago
Pune, India VASBEAM Pvt Ltd Full timeJob Description:· Lead and coordinate a team of 5 engineers in mixed-signal, RF, analog and digital domain· Design and guide projects on advanced mixed-signal circuits data converters, sub-sampling phase locked loops, serdes and RF circuits in CMOS and BiCMOS and low-power & low-voltage applications.· Skilled...
-
Mixed Signal ASIC Design
4 months ago
Pune, India VASBEAM Pvt Ltd Full timeJob Description:· Lead and coordinate a team of 5 engineers in mixed-signal, RF, analog and digital domain· Design and guide projects on advanced mixed-signal circuits data converters, sub-sampling phase locked loops, serdes and RF circuits in CMOS and BiCMOS and low-power & low-voltage applications.· Skilled...
-
Mixed Signal ASIC Design
4 months ago
Pune, India VASBEAM Pvt Ltd Full timeJob Description: · Lead and coordinate a team of 5 engineers in mixed-signal, RF, analog and digital domain · Design and guide projects on advanced mixed-signal circuits data converters, sub-sampling phase locked loops, serdes and RF circuits in CMOS and BiCMOS and low-power & low-voltage applications. ...
-
ASIC Verification Engineer
4 months ago
pune, India Cientra techsolutions Full timeRequired ASIC/RTL design verification engineer Experience:- 3-10 yrs Notice period:- immediate to 90 days Salary:- as per company Skills- Strong knowledge of SV and UVM The purpose of the role is to develop modules in the company's next generation of ASICs for Radio equipment and Radio Access Network compute. These modules perform advanced signal...
-
ASIC Verification Engineer
4 months ago
Pune, India Cientra techsolutions Full timeRequired ASIC/RTL design verification engineerExperience:- 3-10 yrsNotice period:- immediate to 90 daysSalary:- as per companySkills- Strong knowledge of SV and UVMThe purpose of the role is to develop modules in the company's next generation of ASICs for Radioequipment and Radio Access Network compute.These modules perform advanced signal processing.This...
-
ASIC Verification Engineer
3 days ago
pune, India Cientra techsolutions Full timeRequired ASIC/RTL design verification engineerExperience:- 3-10 yrsNotice period:- immediate to 90 daysSalary:- as per companySkills- Strong knowledge of SV and UVMThe purpose of the role is to develop modules in the company's next generation of ASICs for Radioequipment and Radio Access Network compute.These modules perform advanced signal processing.This...
-
Senior Design Verification Engineer
2 weeks ago
Pune, India eInfochips (An Arrow Company) Full timePosition: Senior Design Verification EngineerExperience : Min 4+ yrs industry experience in DVJob Locations : Bangalore/Hyderabad/Ahmedabad/Pune/Noida/ChennaiWhat We Offer :A Fortune 104 Employer BrandBest In Class Employee Welfare PracticesCutting Edge, Full Chip ODC ProjectsHigher Education Sponsorship in Top Notch InstitutesJob Description:· Must have...
-
Senior Design Verification Engineer
2 weeks ago
Pune, India eInfochips (An Arrow Company) Full timePosition: Senior Design Verification EngineerExperience : Min 4+ yrs industry experience in DVJob Locations : Bangalore/Hyderabad/Ahmedabad/Pune/Noida/ChennaiWhat We Offer :A Fortune 104 Employer BrandBest In Class Employee Welfare PracticesCutting Edge, Full Chip ODC ProjectsHigher Education Sponsorship in Top Notch InstitutesJob Description:· Must have...
-
Senior Design Verification Engineer
2 weeks ago
Pune, India eInfochips (An Arrow Company) Full timePosition: Senior Design Verification Engineer Experience : Min 4+ yrs industry experience in DV Job Locations : Bangalore/Hyderabad/Ahmedabad/Pune/Noida/Chennai What We Offer : A Fortune 104 Employer Brand Best In Class Employee Welfare Practices Cutting Edge, Full Chip ODC Projects Higher Education Sponsorship in Top Notch Institutes Job Description: ...
-
Senior Design Verification Engineer
2 weeks ago
Pune, India eInfochips (An Arrow Company) Full timePosition: Senior Design Verification EngineerExperience : Min 4+ yrs industry experience in DVJob Locations : Bangalore/Hyderabad/Ahmedabad/Pune/Noida/ChennaiWhat We Offer :A Fortune 104 Employer BrandBest In Class Employee Welfare PracticesCutting Edge, Full Chip ODC ProjectsHigher Education Sponsorship in Top Notch InstitutesJob Description:· Must have...
-
Senior Design Verification Engineer
4 days ago
pune, India eInfochips (An Arrow Company) Full timePosition: Senior Design Verification Engineer Experience : Min 4+ yrs industry experience in DV Job Locations : Bangalore/Hyderabad/Ahmedabad/Pune/Noida/Chennai What We Offer : A Fortune 104 Employer Brand Best In Class Employee Welfare Practices Cutting Edge, Full Chip ODC Projects Higher Education Sponsorship in Top Notch Institutes Job Description: ...
-
Senior Design Verification Engineer
2 weeks ago
Pune, India eInfochips (An Arrow Company) Full timePosition: Senior Design Verification EngineerExperience : Min 4+ yrs industry experience in DVJob Locations : Bangalore/Hyderabad/Ahmedabad/Pune/Noida/ChennaiWhat We Offer :A Fortune 104 Employer BrandBest In Class Employee Welfare PracticesCutting Edge, Full Chip ODC ProjectsHigher Education Sponsorship in Top Notch InstitutesJob Description:· Must have...
-
Senior Design Verification Engineer
4 days ago
pune, India eInfochips (An Arrow Company) Full timePosition: Senior Design Verification EngineerExperience : Min 4+ yrs industry experience in DVJob Locations : Bangalore/Hyderabad/Ahmedabad/Pune/Noida/ChennaiWhat We Offer :A Fortune 104 Employer BrandBest In Class Employee Welfare PracticesCutting Edge, Full Chip ODC ProjectsHigher Education Sponsorship in Top Notch InstitutesJob Description:· Must have...
-
Principal Design Engineer(Physical Design)
4 months ago
Pune, India Cadence Design Systems Full timePosition Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...
-
Design Engineer
3 days ago
pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...
-
Principal Design Engineer(Physical Design)
4 months ago
pune, India Cadence Design Systems Full timePosition Description:Exp: 7-12 Yrs· Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of challenging...
-
Principal Design Engineer(Physical Design)
1 week ago
Pune H.O, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...
-
Principal Design Engineer(Physical Design)
4 months ago
Pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure. · The candidate will have the opportunity to work on many varieties of...
-
Principal Design Engineer(Physical Design)
4 months ago
Pune, India Cadence Design Systems Full timePosition Description: Exp: 7-12 Yrs · Perform physical design implementation, including floor planning, power grid design, place and route, clock tree synthesis, timing closure, power/signal integrity signoff, physical verification (DRC/LVS/Antenna), EM/IR signoff, DFM Closure.· The candidate will have the opportunity to work on many varieties of...