Design Verification- Manager Engineering
9 hours ago
Job Summary Position: Design Verification- Manager Engineering Experience: 12+ years relevant experience. Location - Bangalore/Hyderabad/Chennai/Noida Education: B.Tech/M.Tech To be successful in this role you will: Seeking highly motivated, energetic, team-oriented Individual contributors willing to take the challenge of delivering the first pass success of complex IPs using the latest advanced verification languages and methodology. The person would be working with experienced and motivated team of Designers and Verification resource and able to address the verification challenges in the context of the IP, Subsystem, and overall system, using simulation and formal verification and actively participate in supporting the debug at IP or SoC Level. Technical Skillset Required: · IP verification Using SV/UVM · SOC Verification using C/SV · VIP Integration · Interconnect Protocols: AHB, AXI, APB · SOC Interfaces: GPIO, SPI, I2C, UART (3+) · High Speed Serial Interfaces: PCIe Gen 3/4 or USB or MIPI · Memory Interfaces: DDR or HBM I/O · Coverage Closure: Code, Functional and Toggle · Tools: Synopsys VCS or Cadence Incisive · Technical Documentation: Testbench Specification, Test Plan Specification · Good exposure to Scripting skills like Perl or Python or Shell or TCL . About us: Tessolve Semiconductors, a venture of Hero Electronix, is a Design and Test Engineering Service Company providing End to End Solutions from Product Engineering, Software, Hardware, Wireless, Automotive and Embedded Solutions. Tessolve offers a unique combination of pre-silicon and post-silicon expertise to provide an efficient turnkey solution for silicon bring-up, spec to the product. With 2500+ employees worldwide, Tessolve provides a one-stop-shop solution with full-fledged hardware and software capabilities, including its advanced silicon and system testing labs. Tessolve offers a Turnkey ASIC Solution, from design to packaged parts. We have a global presence with office locations in the United States, India, Singapore, Malaysia, Germany, United Kingdom, China, UK, Japan, Thailand, Philippines, and Test Labs in India, Singapore, Malaysia, Austin, San Jose. Tessolve offers a highly competitive compensation and benefits along with an electric work environment to scale one’s intellect, skills and growth.
-
Design Verification Engineer
2 weeks ago
Noida, Uttar Pradesh, India Cozzera Full time ₹ 6,00,000 - ₹ 18,00,000 per yearPosition:Design Verification EngineerExperience:4+ YearsLocation:Remote – IndiaAbout the RoleWe're seekingtop-tier Design Verification Engineersto join our silicon engineering team. You'll work on thefull chip verification lifecycle—from test planning and environment setup to debug and closure—using industry-standard methodologies.Key...
-
Design Verification Engineers
3 days ago
Noida, Uttar Pradesh, India Mirafra Software Technologies Full timeDesign Verification EngineersLocation: NoidaJob Description:SOC Verification engineers with 3+ years of experienceKnowledge of ARM architecture, CPU fundamentals & Cache coherencyExperience with C/C++, assembly, and scripting languages.Familiarity with low-power design and verificationDevelop CDV UVM verification environments at system levelVerify CPU...
-
Design Verification Engineer
4 weeks ago
Noida, India Best NanoTech Full timeAbout the CompanyPosition- Design Verification Engineers Location- Chennai, Bangalore, Hyderabad and NoidaAbout the RoleExp- 3-5 yrsResponsibilities3 to 5 years of Strong knowledge of digital design with IP/ SoC level verificationExperience in HVL such as System Verilog, UVM/OVM/ System CExperience in HDL such as VerilogKnowledge of ARM/DSP CPU architecture,...
-
Design Verification Engineer
4 weeks ago
Noida, India Best NanoTech Full timeAbout the CompanyPosition- Design Verification Engineers Location- Chennai, Bangalore, Hyderabad and NoidaAbout the RoleExp- 3-5 yrsResponsibilities3 to 5 years of Strong knowledge of digital design with IP/ SoC level verificationExperience in HVL such as System Verilog, UVM/OVM/ System CExperience in HDL such as VerilogKnowledge of ARM/DSP CPU architecture,...
-
Design Verification Engineer
4 weeks ago
Noida, India Best NanoTech Full timeAbout the CompanyPosition- Design Verification Engineers Location- Chennai, Bangalore, Hyderabad and NoidaAbout the RoleExp- 3-5 yrsResponsibilities3 to 5 years of Strong knowledge of digital design with IP/ SoC level verificationExperience in HVL such as System Verilog, UVM/OVM/ System CExperience in HDL such as VerilogKnowledge of ARM/DSP CPU architecture,...
-
Design Verification Engineer
4 weeks ago
Noida, India Best NanoTech Full timeAbout the Company Position- Design Verification Engineers Location- Chennai, Bangalore, Hyderabad and Noida About the Role Exp- 3-5 yrs Responsibilities - 3 to 5 years of Strong knowledge of digital design with IP/ SoC level verification - Experience in HVL such as System Verilog, UVM/OVM/ System C - Experience in HDL such as Verilog - Knowledge of ARM/DSP...
-
Design Verification Engineer
4 weeks ago
Noida, India Best NanoTech Full timeAbout the Company Position- Design Verification Engineers Location- Chennai, Bangalore, Hyderabad and Noida About the Role Exp- 3-5 yrs Responsibilities 3 to 5 years of Strong knowledge of digital design with IP/ SoC level verification Experience in HVL such as System Verilog, UVM/OVM/ System C Experience in HDL such as Verilog Knowledge of ARM/DSP CPU...
-
Design Verification Engineer
4 weeks ago
Noida, India Best NanoTech Full timeAbout the Company Position- Design Verification Engineers Location- Chennai, Bangalore, Hyderabad and Noida About the Role Exp- 3-5 yrs Responsibilities 3 to 5 years of Strong knowledge of digital design with IP/ SoC level verification Experience in HVL such as System Verilog, UVM/OVM/ System C Experience in HDL such as Verilog Knowledge of ARM/DSP CPU...
-
Design Verification Engineers
2 days ago
Noida, Uttar Pradesh, India Mirafra Full timeSOC Verification engineers with 3+ years of experienceKnowledge of ARM architecture, CPU fundamentals & Cache coherencyExperience with C/C++, assembly, and scripting languagesFamiliarity with low-power design and verificationDevelop CDV UVM verification environments at system levelVerify CPU connectivity to IP blocksDevelop SoC test plans and test cases and...
-
Design Verification Engineer
4 weeks ago
Noida, India Best NanoTech Full timeAbout the CompanyPosition- Design Verification EngineersLocation- Chennai, Bangalore, Hyderabad and NoidaAbout the RoleExp- 3-5 yrsResponsibilities- 3 to 5 years of Strong knowledge of digital design with IP/ SoC level verification- Experience in HVL such as System Verilog, UVM/OVM/ System C- Experience in HDL such as Verilog- Knowledge of ARM/DSP CPU...
