IP Verification Engineer

2 weeks ago


New Delhi, India ACL Digital Full time

Job Title :IP Verification Engineer – UVM verification Exp Level:4+ yrs Location:Bangalore/Hyderabad Job Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in multi-master, multi-slave AXI4 use-case configurations. Knowledge of DRAM memory controllers. Develop and execute testbenches to validate the functionality and correctness of models, as well as participate in system-level testing and debugging. Basic Job Deliverable:Setup verification environment and bring up simulations with various simulations such as VCS / Questa / Xcellium / Riviera SV/UVM Functional verification Expertise in Vivado for simulation debugs Qualification:B.E/M.E/M.TechInterested can Share CV to



  • New Delhi, India ACL Digital Full time

    Senior Verification EngineerEmail: prabhu.p@acldigital.comWhatsApp: 8754387484Location: Bangalore (Hybrid — 2 days/week onsite)Notice Period: Less than 30 days onlyExperience - 5 - 30 YearsJD 1 — Requirement: 1 RequirementRole: Senior Design Verification Engineer (15+ Years Experience) (Designation Based on the Final Discussion will decide with mutual...


  • New Delhi, India ACL Digital Full time

    Senior Verification EngineerEmail: WhatsApp: Location: Bangalore (Hybrid — 2 days/week onsite)Notice Period: Less than 30 days onlyExperience - 5 - 30 YearsJD 1 — Requirement: 1 RequirementRole: Senior Design Verification Engineer (15+ Years Experience) (Designation Based on the Final Discussion will decide with mutual understanding)Qualifications:- BE /...


  • New Delhi, India ACL Digital Full time

    IP Verification Engineer Experience : 5-7 years Location : HyderabadJob Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip (NOC) protocol. Experience in...


  • New Delhi, India ACL Digital Full time

    Job Title :IP Verification Engineer – UVM verification Exp Level:4+ yrs Location:Bangalore/Hyderabad Job Description:System Verilog based UVM Functional verification, Behavioral modelling of functional blocks. System level performance verification, traffic patterns, bandwidth & latency analysis. Expertise in AXI4 bus protocol. Experience in Network On Chip...


  • New Delhi, India ACL Digital Full time

    GFx IP Verification Engineer- Ramp up on the GFx IP and the verification infrastructure. - Debug C++ based testcases using logs and waveforms. - Regression debug and root cause, raise JIRAs and verify the fixes - Coverage analysis. - Port C++ tests to PSS. - Debug and fix the PSS tests to have the same result as C++ tests. - 4+ years of design verification...


  • New Delhi, India Siemens EDA (Siemens Digital Industries Software) Full time

    Siemens EDA is a global technology leader in Electronic Design Automation software. Our software tools enable companies around the world to develop highly innovative electronic products faster and more cost-effectively. Our customers use our tools to push the boundaries of technology and physics to deliver better products in the Increasingly complex world of...


  • New Delhi, India ACL Digital Full time

    GFx IP Verification EngineerRamp up on the GFx IP and the verification infrastructure. Debug C++ based testcases using logs and waveforms. Regression debug and root cause, raise JIRAs and verify the fixes Coverage analysis. Port C++ tests to PSS. Debug and fix the PSS tests to have the same result as C++ tests. 4+ years of design verification experience....


  • New Delhi, India ACL Digital Full time

    GFx IP Verification EngineerRamp up on the GFx IP and the verification infrastructure. Debug C++ based testcases using logs and waveforms. Regression debug and root cause, raise JIRAs and verify the fixes Coverage analysis. Port C++ tests to PSS. Debug and fix the PSS tests to have the same result as C++ tests. 4+ years of design verification experience....


  • New Delhi, India L&T Semiconductor Technologies Full time

    Position Overview:In this role, you will be leading the verification/emulation planning and execution for complex IP/Sub-system projects. You will collaborate closely with cross-functional teams to ensure the highest quality and performance standards for our IP products. This role requires deep technical expertise, leadership skills, and a passion for...


  • New Delhi, India L&T Semiconductor Technologies Full time

    Position Overview:In this role, you will be leading the verification/emulation planning and execution for complex IP/Sub-system projects. You will collaborate closely with cross-functional teams to ensure the highest quality and performance standards for our IP products. This role requires deep technical expertise, leadership skills, and a passion for...