Principal Rtl Design
7 days ago
RTL Design Principal EngineerLocation: BangaloreAs an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power efficiency, and area constraints while ensuring compatibility with system-level requirements. You will also need to define and validate analog-digital interfaces.Responsibilities:Work with architecture and physical design teams to code power/area/performance optimized RTL.Participate in verification at block and chip levelRun Lint, CDC/RDC, LEC checksDevelop block and chip level constraints and run synthesisQualifications:Bachelor's, Master's, or Ph.D. degree in Electrical Engineering with 15-20 years of industry experienceProficiency in hardware description languages (Verilog, VHDL) and microarchitecture modeling tools (SystemVerilog, SystemC).Experience with SoC design methodologies, including RTL design, synthesis, timing analysis.Ability to self-verify RTL blocks/top level before handing off to the DV team is necessary.Exposure to Analog digital interfaces and physical layer development for standards like ethernet, USB3, MIPI is highly preferred.Exposure to STA, DFT and physical design is highly preferred.Excellent communication and teamwork skills. Should be a self-starter and a highly motivated individual contributor.Contact:UdayMulya " Mining The Knowledge Community"
-
Rtl Principal Design Engineer
1 day ago
Bangalore City, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for - -Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
Principal RTL Design
7 days ago
Bangalore, India Mulya Technologies Full timeRTL Design -Principal Engineer Location: Bangalore As an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing...
-
Bangalore City, India Mulya Technologies Full timeSenior Principal FPGA RTL Design EngineerProdigy Technovations Pvt Ltd is a leading provider of advanced protocol validation solutions for testing and validating emerging and mainstream serial bus technologies in System-on-Chip (SoC) designs. With a focus on driving innovation and contributing to industry standards, Prodigy Technovations offers a...
-
Principal RTL Design
2 months ago
Bangalore Metropolitan Area, India Mulya Technologies Full timeRTL Design -Principal EngineerLocation: BangaloreAs an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance,...
-
RTL Principal Design Engineer
4 months ago
bangalore, India Cadence Design Systems Full timeBe part of the Cadence High-Speed SerDes PHY IP Front end Design team responsible for --Defining microarchitecture of digital blocks involving microcontroller-based designs to meet specifications, optimized for performance metrics of timing, area, and power.-Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of...
-
RTL Principal Design Engineer
4 months ago
bangalore, India Cadence Design Systems Full timeDesign & synthesize for a complex SerDes IPs in various technology nodes (> 100G rates)Work with Analog design teams to co-develop algorithms, feedback design loops as well as high speed critical digital circuitsGood understanding of working with signal processing IPs in terms of knowing calibrations, PLLs, dividers, FIFO design and reset...
-
Rtl Design Engineer
8 hours ago
Bangalore City, India L&T Technology Services Full timeRTL Design Engineer with 5 + to 20 Years of Hands-on experiences.-Experience/proficiency in RTL design (Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL), IP Design, SoC Design and Integration-Should have hands on experience in all the Design aspects, should work independently.-Experience/proficiency in front-end (logic)...
-
Rtl Design Engineer
7 hours ago
Bangalore City, India L&T Technology Services Full timeRTL Design Engineer with 5 + to 20 Years of Hands-on experiences.- Experience/proficiency in RTL design (Verilog/VHDL) architecture implementation using (coding in) hardware description (RTL), IP Design, SoC Design and Integration- Should have hands on experience in all the Design aspects, should work independently.- Experience/proficiency in front-end...
-
Staff Rtl Design
1 week ago
Bangalore City, India Mulya Technologies Full timeRTL Design Staff EngineerLocation: BangaloreAs an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power...
-
Rtl Design Engineer
1 week ago
Bangalore City, India ACL Digital Full timeJob Description:2+ years of experience in digital design.Good knowledge of Verilog and System Verilog RTL coding (System Verilog is the preferred language).Good working experience in designing IPs Microarchitecture, RTL implementationExpertise in AMBA bus AXI, AHB and APBKnowledge of working with ARM/RISC-V SoCs will be a plusProficient in the simulation of...
-
Rtl / Asic Design Engineer
8 hours ago
Bangalore City, India Capgemini Engineering Full timeWe have few urgent roles for RTL / ASIC Design Engineer in Bangalore.If interested, please share your resume to in RTL Coding ASIC/SOCGood understanding of AMBA protocols ( AXI, AHB and APB)ASIC design flow/concepts ,RTL Integration, Lint, CDC and synthesis Good to have skills:Processor architectureCAN protocol knowledge
-
Rtl Design Engineer
4 months ago
Bangalore City, India Wipro Full timeRTL Design Engineers / Leads / Managers Experience: ~3 to 18+ YearsLocations: India, Hyd, Delhi (NCR), Chennai, Bangalore, Kerala, Ahmedabad, Pune, Mumbai, Etc).Job Description: Expertise in SoC/IP design.Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.In depth knowledge on RTL quality checks (Lint,...
-
Senior / Staff / Principal RTL Design Engineer
3 months ago
bangalore, India arm limited Full timeThe Role Job Overview: Arm designs the technology that is at the heart of sophisticated digital products, from wireless, networking and consumer entertainment solutions to imaging, automotive, security and storage devices. Arm improves people’s lives by enabling the intelligence in affordable, easy-to-use electronic products that...
-
RTL Design
4 months ago
bangalore, India White Force Full timeJob Description: B.tech or M.tech with 5+ years of experience on FE tools like Spyglass cdc and spyglass lint. Should have sound knowledge on synthesis and low power. Should have good knowledge on RTL coding and integration with excellent debug skills. Knowledge on git and CC framework will be better.Role involves running FE tools on DSP designs...
-
Asic Rtl Design Leads
3 months ago
Bangalore City, India Wipro Full timeHi All,We are Hiring ASIC RTL Design Engineers / Leads.Location: INDIA.Work Mode: Hybrid.Experience: 3 20 Yrs.Expertise in SoC/IP design.* Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog.* In depth knowledge on RTL quality checks (Lint, CDC).* Knowledge of synthesis and low power is a plus.* Good understanding...
-
RTL Designer
1 week ago
bangalore, India Connectpro Management Consultants Private Limited Full timeJob Title: RTL Designer - ASIC (8-13 Years Experience)Location: BangaloreCompany: Analog DevicesJob Summary:Seeking an experienced RTL Designer with a strong background in ASIC design to join our cutting-edge engineering team. The ideal candidate will have 8 to 13 years of experience in RTL design, with deep expertise in ASIC design methodologies, tools,...
-
Senior/Lead - Rtl Design Engineer
1 week ago
Bangalore City, India Client of Alp Consulting Full timeSemiconductor client of Alp Consulting is looking to hire Senior/ Lead RTL Design engineer.Job location: Bangalore & HyderabadMode of work: Hybrid, no remote work.Experience: 4 to 12 yearsQualification: BE/BTech/ME/MTechAt least 4+ years of experience in RTL design at both IP level and SoC/ASIC integration levelsComplete project participation experience in...
-
Senior Staff Fpga Rtl Design Engineer
1 week ago
Bangalore City, India Mulya Technologies Full timeSenior Staff FPGA RTL Design EngineerProdigy Technovations Pvt Ltd is a leading provider of advanced protocol validation solutions for testing and validating emerging and mainstream serial bus technologies in System-on-Chip (SoC) designs. With a focus on driving innovation and contributing to industry standards, Prodigy Technovations offers a comprehensive...
-
Design lead
3 months ago
bangalore, India SiliconAuto India Full timeJob Summary: As an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power efficiency, and area...
-
RTL Design Lead
7 days ago
Bangalore, India Mulya Technologies Full timeRTL Design Lead Location: Bangalore As an RTL design lead, you will play a key role in the design and development of complex ASICs and System-on-Chip architectures for various electronic devices. You will be responsible for RTL design, establishing good design practices, translating micro-architecture to efficient RTL, optimizing performance, power...