Principal Design Verification Engineer

19 hours ago

Bengaluru, India Analog Devices Full time

About Analog Devices

Analog Devices, Inc. (NASDAQ: ) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat climate change, and reliably connect humans and the world. With revenue of more than $9 billion in FY24 and approximately 24,000 people globally, ADI ensures today's innovators stay Ahead of What's Possible™. Learn more at and on and.

Principal Engineer, Design Verification
The Engineering Enablement team provides industry-leading tools, methodologies, and support to accelerate product development across the company. This position is part of the Digital Systems IP team within the Engineering Enablement organization. The IP team builds, curates and guides the development of IP across ADI. 

We’re seeking a highly experienced, seasoned DV expert with experience in leading DV efforts for verification of different IP components, subsystems from scratch.


About the role
In this position the successful candidate will be exposed to the entire product lifecycle from concept phase, through design, verification, implementation, and release of IP to various product teams. They will collaborate with the wider ADI technical community, which affords an opportunity to work with many business units in ADI with exposure to many technologies and products. This is a senior role with the opportunity to create real impact within the organization and build a promising career. 
 

Responsibilities
Verification of complex Digital designs and sub-systems using leading edge verification methodologies.
Architecting a unified verification testbench environment 
Defining verification strategy, testplans, tests and verification methodology for chip-level verification. Working with the design team in generating test-plans and closure of code and functional coverage
Technically mentoring verification engineers on SoC Verification responsible for block/IP-level DV

Continuous interaction with Design, Architecture and Firmware teams
Tracking and management of design verification improvements

Required Qualifications

Bachelor's or Master’s degree, in Engineering (Electronic Engineering) or equivalent.
15 years ASIC design verification or related work experience.

Leadership skills enabling one to define and implement a verification strategy
Demonstrated ability to communicate with peers, managers, and project stakeholders effectively using both verbal and written communications
Proficient in developing unit and SoC level test benches using UVM
Skilled in many aspects of digital verification such as constrained random verification process, functional coverage, code coverage, assertion methodology, formal verification
Behavioral modeling of analog blocks, System Verilog Real-Number Modeling, behavioral model validation and mixed-signal simulators like Cadence Xcelium
Working with processors
Gate Level Simulation (GLS) verification flow for SoC verification.
Verilog, C/C++, System C, Java, TCL/Perl/Python/shell-scripting
Experience in Property Specification Language (PSL), Matlab (including for co-simulation and HDL generation) and digital signal processing would be a plus
Low power methodologies such as CPF/UPF
Excellent interpersonal and communication skills and the dream to take on diverse challenges
Self-motivated and enthusiastic

Job Req Type: ExperiencedRequired Travel: Yes, 10% of the timeShift Type: 1st Shift/Days

  • Principal Design Verification Engineer

    4 weeks ago

    Bengaluru, Karnataka, India ADI International Full time

    Job DescriptionAbout Analog DevicesAnalog Devices, Inc. (NASDAQ:) is a global semiconductor leader that bridges the physical and digital worlds to enable breakthroughs at the Intelligent Edge. ADI combines analog, digital, and software technologies into solutions that help drive advancements in digitized factories, mobility, and digital healthcare, combat...

  • Design Verification Engineer

    4 days ago

    Bengaluru, Karnataka, India Eximietas Design Full time ₹ 20,00,000 - ₹ 25,00,000 per year

    Job OverviewWe are seeking an experienced and highly skilled Senior SOC Design Verification Engineer with a minimum of 5 years of hands-on experience in SOC Design Verification. As a key member of our team, you will play a pivotal role in ensuring the robustness and correctness of our cutting-edge System on Chip designs.Job DescriptionLead and manage SOC...

  • Sr Principal Design Engineer

    2 days ago

    Bengaluru, Karnataka, India Cadence Design Systems Full time ₹ 2,40,000 - ₹ 3,60,000 per year

    At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher...

  • Principal CPU Design Verification Engineer

    1 week ago

    Bengaluru, Karnataka, India Signon Solutions Pvt Ltd Full time ₹ 10,00,000 - ₹ 25,00,000 per year

    Principal CPU Design Verification Engineer We are seeking an experienced verification engineer to lead verification efforts of complex CPU and related subsystems based on the open-source RISC-V architecture. The right candidate will have deep technical expertise combined with exceptional leadership skills.Responsibilities : - Lead end-to-end...

  • Sr Principal PD Design Engineer

    2 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...

  • Sr Principal PD Design Engineer

    1 week ago

    Bengaluru, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...

  • Sr Principal PD Design Engineer

    1 week ago

    Bengaluru, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...

  • Principal Verification Engineer

    2 weeks ago

    Bengaluru, India Synopsys Inc Full time

    Principal Verification Engineer We Are: At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software...

  • Sr Principal PD Design Engineer

    2 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...

  • Sr Principal PD Design Engineer

    2 weeks ago

    Bengaluru, India Cadence System Design and Analysis Full time

    This is a full-time on-site role for a Sr Principal Physical Design Engineer based in Bengaluru. The engineer will be responsible for overseeing and contributing to the physical design process of complex IPs, especially Memory IPs with higher frequencies on latest Tech. nodes. Day-to-day tasks include floorplanning, placement, clock tree synthesis, routing,...