Memory Layout Engineer

1 week ago


india ACL Digital Full time

Memory Layout Design:Create and optimize physical layouts for memory components (e.g., SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools. Ensure that the memory design meets specifications for area, power, performance, and manufacturability. Memory Optimization:Work on layout optimizations for area, speed, and power consumption. Collaborate with design and architecture teams to implement memory features that enhance the overall system performance. Design Rule Checks (DRC) & Layout Versus Schematic (LVS):Perform thorough design rule checks (DRC) and layout versus schematic (LVS) checks to ensure that memory layouts comply with foundry design rules and pass all required checks before tape-out.



  • india ACL Digital Full time

    Experience :3 to 8 years Location :Hyderabad/NoidaRole and Responsibilities: Responsible for Memory Compiler layout development and verification.· Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.· Perform layout verification like LVS/ DRC/ Latchup,...


  • Bengaluru, Karnataka, India, Karnataka Exiger Technologies Full time

    Experience Level 3 to 8 Years ( Mid-Level Role)Responsibilities:As Memory Layout Engineer, we will work on developing memory compilers layouts and memory Fast Cache instances layouts for our next generation Cores achieving outstanding PPA.Required Skills and Experience :We Prefer graduate or postgraduate from a University or Engineering School, in Electronic...


  • Hyderabad, India Synopsys Inc Full time

    Job Description You Are: You are an experienced Memory Layout Design Engineer with a passion for developing cutting-edge technology. You possess a Bachelor's or Master's degree in Electronics Engineering, Telecommunication, Physics, or related fields. With a minimum of 6 years of experience in layout design, you have advanced knowledge of Custom Layout and a...


  • Noida, Uttar Pradesh, India, Ghaziabad ACL Digital Full time

    Experience : 3 to 8 yearsLocation : Hyderabad/NoidaRole and Responsibilities: Responsible for Memory Compiler layout development and verification.·Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·Perform layout verification like LVS/ DRC/ Latchup,...

  • Memory layout

    3 weeks ago


    Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design.Memory Leaf cell layout library design from scratch including top level integration.Good knowledge on different types of memory architectures.Good knowledge in optimized layout design for better performance.Sound knowledge & hands on experience in Finfet technology, layout design and DRC...


  • Bengaluru, India BITSILICA Full time

    Job Description Exp: 3 to 8 Years Location: Bangalore Notice: Immediate - 15 days Memory Leafcell layout library design from scratch including top level integration. Good knowledge on different types of memory architectures. Good knowledge in optimized layout design for better performance. Sound knowledge & hands on experience in Finfet technology, layout...


  • Bengaluru, India Central Business Solutions Inc. Full time

    Job Description Hi, We are looking for a Memory Layout Engineer for one of our clients. Experience: 4 to 8 Years Job Description: We are seeking experienced Memory Layout Engineers with hands-on expertise in 3nm or below process nodes. The ideal candidate should have a strong background in custom layout design and verification for advanced semiconductor...


  • Bengaluru, Karnataka, India, Karnataka Capgemini Engineering Full time

    Job Description: 3-8 years of experience in Memory/Custom Layout design.Location: Bangalore Memory Leafcell layout library design from scratch including top level integration. Good knowledge on different types of memory architectures. Good knowledge in optimized layout design for better performance. Sound knowledge & hands on experience in Finfet technology,...


  • Bengaluru, Karnataka, India, Karnataka BITSILICA Full time

    Exp: 3 to 8 YearsLocation: Bangalore Notice: Immediate - 15 days✅ Memory Leafcell layout library design from scratch including top level integration.✅ Good knowledge on different types of memory architectures.✅ Good knowledge in optimized layout design for better performance.✅ Sound knowledge & hands on experience in Finfet technology, layout design...


  • Bengaluru, India Capgemini Engineering Full time

    Job Description Role: Memory/Custom Layout Engineer Experience: 3 to 12 Years Location: Bengaluru Job Description: - 3-8 years of experience in Memory/Custom Layout design. - Memory Leafcell layout library design from scratch including top level integration. - Good knowledge on different types of memory architectures. - Good knowledge in optimized layout...