Memory Layout Engineer

1 week ago


india ACL Digital Full time
Memory Layout Design:

Create and optimize physical layouts for memory components (e.g., SRAM, DRAM, ROM) using advanced EDA tools like Synopsys Custom Compiler or other industry-standard tools. Ensure that the memory design meets specifications for area, power, performance, and manufacturability. Memory Optimization:

Work on layout optimizations for area, speed, and power consumption. Collaborate with design and architecture teams to implement memory features that enhance the overall system performance. Design Rule Checks (DRC) & Layout Versus Schematic (LVS):

Perform thorough design rule checks (DRC) and layout versus schematic (LVS) checks to ensure that memory layouts comply with foundry design rules and pass all required checks before tape-out.

  • india ACL Digital Full time

    Experience :3 to 8 years Location :Hyderabad/NoidaRole and Responsibilities: Responsible for Memory Compiler layout development and verification.· Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.· Perform layout verification like LVS/ DRC/ Latchup,...


  • India ACL Digital Full time

    Experience :3 to 8 yearsLocation :Hyderabad/NoidaRole and Responsibilities:Responsible for Memory Compiler layout development and verification.·Responsible for Layout design and development of Memory blocks such as Array, Row/ Column decoder, sense amplifier, pre-charge, Control blocks for SRAM.·Perform layout verification like LVS/ DRC/ Latchup, quality...


  • India ACL Digital Full time

    Job Title:Memory Design EngineerExperience Required:2+ YearsLocation:BangaloreJob Type:Full-timeIndustry:Semiconductors / VLSI / Memory IPJob Summary:We are seeking a skilledMemory Design Engineerto join our advanced memory IP development team. The candidate will be responsible for architecting, designing, and validating high-performance and low-power memory...


  • India beBeeCustomMemory Full time ₹ 1,00,00,000 - ₹ 1,50,00,000

    Job Title: Senior Custom Memory Design SpecialistAbout the Role:We are seeking an experienced custom memory design specialist to join our team. The ideal candidate will have a strong background in analog/mixed-signal CMOS circuit design and a proven track record of delivering high-quality designs.Key Responsibilities:Design and develop custom memory circuits...

  • AMS Layout

    1 week ago


    india ACL Digital Full time

    ACL Digital is looking for an Experienced Layout EngineerMinumum 4+ years of Experience for Bangalore LocationGood to have ESD Blocks Must have Lower nodes from TSMC AMS/IO Memory - LayoutInterested share/refer karthick.v@acldigital.comBachelor's or Master's Degree with 4 - 12 years of Analog Layout experienceDemonstrated leadership experience of at least 3...


  • India ACL Digital Full time

    The ideal candidate will be responsible for executing and leading the full design process from ideation to production.During the creation process, you will ensure that our designs meeting all necessary design responsibilities.QualificationsBachelor's Degree or equivalent experience in Engineering or relevant technical degreeMinimum 2 years of job experience...


  • india ACL Digital Full time

    The ideal candidate will be responsible for executing and leading the full design process from ideation to production.During the creation process, you will ensure that our designs meeting all necessary design responsibilities.QualificationsBachelor's Degree or equivalent experience in Engineering or relevant technical degree Minimum 2 years of job experience...


  • All India ACL Digital Full time ₹ 12,00,000 - ₹ 36,00,000 per year

    As a Senior Memory Design Lead Engineer based in Bangalore, your role involves developing memory compilers and memory Fast Cache instances for next-generation Cores, focusing on achieving outstanding Power, Performance, and Area (PPA). You should have a solid understanding of computer architecture and concepts, basic knowledge of CMOS transistors and their...


  • india ACL Digital Full time

    Hi All,Title : Analog Layout Engineer Exp Level:3+ yrs Location: BangaloreJob Description: Design and development of full custom analog/mixed-signal layout at block and top level. Strong expertise in analog layout techniques for circuits such as ADC, DAC, PLL, LDO, Bandgap, etc. Hands-on experience with layout tools like Cadence Virtuoso, Calibre, and Mentor...


  • india ACL Digital Full time

    Analog Layout EngineerRequired Qualifications: Bachelor’s or Master’s degreeinElectrical Engineering ,Computer Engineering , or a related field. 4+ years of experienceinanalog layout designwith a focus onTSMC 7nm ,5nm , and3nmprocess technologies. Proficiency withCadence Virtuoso ,Mentor Graphics ,Synopsys IC Compiler , or equivalent analog layout...