Senior Design Verification Engineer

2 weeks ago


india BITSILICA Full time

Over 10 years of digital IP verification, advanced knowledge of ASIC/SOC Design flow and state of the art verification flow
Proficient with Verilog, System Verilog and UVM.
· Good in UVM concepts and SystemVerilog language. (SVA, UVM scoreboard)
· Good in defining and developing UVM based verification frameworks, testbenches, processes and flows.
· Good in working in Linux and Windows environments.
· Familiarity with power aware simulation and firmware/hardware co-verification is a plus.
· Familiarity with industry standard high-speed protocols such as USB, PCIE, UFS, SATA, Ethernet is a plus.
· Familiarity with industry standard interconnects such as AMBA (AXI, APB, AHB) is a plus.



  • india HCLTech Full time

    Strictly Not accepting applications below 7 years. Design Verification Engineer (Senior Level - 7+ years’ experience) Company:HCL Tech Job Summary: We are seeking a highly accomplished Design Verification Engineer (DV) to join our elite team and lead the verification efforts for our most critical ASIC and SoC projects. This senior-level position demands a...


  • india HCLTech Full time

    Position Overview:We are seeking a highly skilled Senior Engineer/Architect to join our dynamic team. In this pivotal role, you will lead the design and verification of advanced integrated circuits (ICs), ensuring they meet the highest standards of quality and performance. This position offers the opportunity to work on groundbreaking projects and influence...


  • india eInfochips (An Arrow Company) Full time

    POSITION TITLE: Senior Engineer/Engineer – ASIC Design Verification LOCATION: Noida/ Bangalore/ Hyderabad/ Pune/ Chennai/ AhmedabadROLE & RESPONSIBILITIESAn expert level with developing UVM-based SV test-benches. Highly experienced with defining block, sub-system and SOC top level test plans. Relevant experience with one or more of PCIe, NVMe, NAND, DDR...


  • Bengaluru, India ACL Digital Full time

    Job Description Senior Design Verification Engineer: - Should have PCIE IP level verification exposure - Good UVM understanding - Serial protocol understanding Interested,please drop your updated CV to [Confidential Information]


  • India Alpinum Consulting Full time

    ONLY WEBSITE APPLICATIONS WILL BE ACCEPTED🚀 We’re Hiring Verification Engineers (All Levels) | India, RemoteAlpinum is expanding its global engineering team and looking for talented Verification Engineers at junior, mid, and senior levels to join us in shaping the future of semiconductor design and verification.Whether you’re just starting your...


  • india ACL Digital Full time

    Hi All, ACL Digital is looking for "Senior Design Verification Engineers"Exp Level: 4+ years Notice period: Immediate to 30 days Location: Bangalore and HyderabadJob Description: Must have good knowledge on the verification flows Excellent hands-on debug skills and problem solving attitude. Experience of working in complex test-bench/model in Verilog, System...


  • india ACL Digital Full time

    Hi All,ACL Digital is looking for "Senior Design Verification Engineers"Exp Level: 4+ years Notice period: Immediate to 30 days Location: Bangalore and HyderabadJob Description: Must have good knowledge on the verification flows Excellent hands-on debug skills and problem solving attitude. Experience of working in complex test-bench/model in Verilog, System...


  • india ACL Digital Full time

    Hi All,ACL Digital is looking for "Senior Design Verification Engineers"Exp Level: 4+ yearsNotice period: Immediate to 30 daysLocation: Bangalore and HyderabadJob Description:- Must have good knowledge on the verification flows - Excellent hands-on debug skills and problem solving attitude. - Experience of working in complex test-bench/model in Verilog,...


  • india ACL Digital Full time

    Design Verification Engineer - Senior / Lead / Sr. LeadJob Description: Must have good knowledge on the verification flows. Excellent hands-on debug skills and problem solving attitude.. Experience of working in complex test-bench/model in Verilog, System Verilog or SystemC Experience of working on Functional Verification, SoC Verification, Emulation Good in...


  • india Nurotech circuits private limited Full time

    Tips: UVM, Design Verification.ResponsibilitiesSenior DV engineer to develop UVM/SV-based testbench Good knowledge of SV/UVM is a must. Should have developed UVM/SV components like driver/monitor/scoreboard, Individual contributor role Exposure to protocols like AMBA, Serial protocols, PCIe, EthernetQualifications 6 to 8 years of DV experience...