DFT Engineer

5 days ago


india ACL Digital Full time
DFT - Senior/ Lead Engineer

Job Description Scan insertion. SCAN DRC/ Coverage debug. ATPG Pattern generation. Gate level simulations ( Zero delay/Timing Delay simulations). Worked on JTAG/P1500 protocols. Perl/ Tcl scripting. Timing/ Formal verification/ PD flow knowledge is plus.

Location: Bangalore
  • DFT Engineer

    5 days ago


    india ACL Digital Full time

    Job Title: DFT Engineer Experience Level: 4+ years Location: Hyderabad/Banglaore Job Description: Key Responsibilities: Develop and implement DFT architecture and methodologies for ASIC/SoC designs. Insert and verify scan chains (scan insertion, ATPG, scan stitching). Implement MBIST/Logic BIST using industry-standard tools and flows. Work on boundary scan...

  • Lead dft engineer

    10 hours ago


    India ACL Digital Full time

    Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / So C Design Job Summary: We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex So C/ASIC designs. As a technical leader, you will mentor junior engineers,...

  • DFT Engineer

    2 weeks ago


    India ACL Digital Full time

    Job Title: DFT EngineerExperience Level: 4+ yearsLocation: Hyderabad/BanglaoreJob Description:Key Responsibilities:Develop and implement DFT architecture and methodologies for ASIC/SoC designs.Insert and verify scan chains (scan insertion, ATPG, scan stitching).Implement MBIST/Logic BIST using industry-standard tools and flows.Work on boundary scan (IEEE...

  • Lead DFT Engineer

    5 days ago


    india ACL Digital Full time

    Job Title:Lead DFT Engineer Experience:7+ Years Location:Bangalore Employment Type:Full-time Industry:Semiconductors / ASIC / SoC Design Job Summary: We are looking for aLead DFT Engineerto drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with...

  • Lead DFT Engineer

    2 weeks ago


    India ACL Digital Full time

    Job Title:Lead DFT EngineerExperience:7+ YearsLocation:BangaloreEmployment Type:Full-timeIndustry:Semiconductors / ASIC / SoC DesignJob Summary:We are looking for aLead DFT Engineerto drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior engineers, collaborate with cross-functional...

  • Senior DFT Engineer

    5 days ago


    india L&T Technology Services Full time

    L&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience. Job Location : Bangalore Skills Expertise should be : ATPG, SOC, ASIC DFT.

  • Senior DFT Engineer

    2 weeks ago


    India L&T Technology Services Full time

    L&T Technology is hiring for Senior DFT Engineers / Lead DFT Engineer with 8-15 Years of experience.Job Location : BangaloreSkills Expertise should be : ATPG, SOC, ASIC DFT.

  • Lead DFT Engineer

    2 weeks ago


    India ACL Digital Full time

    Job Title: Lead DFT Engineer Experience: 7+ Years Location: Bangalore Employment Type: Full-time Industry: Semiconductors / ASIC / SoC Design Job Summary: We are looking for a Lead DFT Engineer to drive DFT architecture, planning, and implementation across complex SoC/ASIC designs. As a technical leader, you will mentor junior...

  • Senior DFT Engineer

    5 days ago


    india ACL Digital Full time

    DFT Integration engineer Experience : 4-5 years looking for a candidate who has worked on DFT RTL side of things including RTL edt/SSN/MBIST insertion. With good hold on streaming through RTL files, debugging from log pointers and good understanding of DFT architecture is desired. SSN, TAP structures knowledge is must. Interested,please drop your updated CV...

  • Senior DFT Engineer

    2 weeks ago


    India ACL Digital Full time

    DFT Integration engineerExperience : 4-5 yearslooking for a candidate who has worked on DFT RTL side of things including RTL edt/SSN/MBIST insertion.With good hold on streaming through RTL files, debugging from log pointers and good understanding of DFT architecture is desired.SSN, TAP structures knowledge is must.Interested,please drop your updated CV to...