Senior DV Engineer
1 week ago
Qualifications and Skills for DV Positions: Bachelor's or Masters degree in Computer Science, Electronics Engineering or equivalent practical experience 5 + of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification 5+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologies Experience in development of UVM based verification environments from scratch Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle Experience with verification of ARM/RISC-V based CPU sub-stems or SoCs Experience with IP or integration verification along with expertise of protocols like AMBA, PCIe, DDR, USB, Ethernet Experience in E tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments Experience with revision control stems like Mercurial(Hg), Git or SVN
-
Senior DV Engineer
3 weeks ago
India L&T Technology Services Full timeLTTS is hiring for Design Verification Engineers with 5+ Years of experience.Job Location : Bangalore, IndiaDetailed JD is as below ::Job Description DV Positions:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verificationDevelop functional tests based on verification test planDrive Design...
-
Staff DV Methodology Engineer
2 days ago
India Mulya Technologies Full timeStaff DV Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Staff dv methodology engineer
2 days ago
India Mulya Technologies Full timeStaff DV Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Senior DV Engineers
3 weeks ago
India L&T Technology Services Full timeLTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned.8/10+ of hands-on experience in StemVerilog/UVM methodology and/or C/C++ based verification8/ 10+ experience in IP/sub-stem and/or SoC level verification based on StemVerilog UVM/OVM based methodologiesExperience in development of UVM based...
-
Staff DV Methodology Engineer
3 days ago
India Mulya Technologies Full timeStaff DV Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from Silicon Valley’s boldest...
-
Staff DV Methodology Engineer
2 days ago
India Mulya Technologies Full timeStaff DV Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from Silicon Valley’s boldest...
-
Staff DV Methodology Engineer
2 days ago
India Mulya Technologies Full timeStaff DV Methodology EngineerWe are a US based Stealth mode Start-uplocation: Hyderabad / Bangalore / Remote ( any where in India )We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivityOur breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Staff DV Methodology Engineer
2 days ago
India Mulya Technologies Full timeStaff DV Methodology Engineer We are a US based Stealth mode Start-up location: Hyderabad / Bangalore / Remote ( any where in India ) We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivity Our breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Staff Gen AI DV Methodology Engineer
8 hours ago
India Mulya Technologies Full timeStaff Gen AI DV Methodology EngineerWe are a US based Stealth mode Start-uplocation: Hyderabad / Bangalore / Remote ( any where in India )We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivityOur breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Senior Design Verification Engineer
1 week ago
india Nurotech circuits private limited Full timeTips: UVM, Design Verification.ResponsibilitiesSenior DV engineer to develop UVM/SV-based testbench Good knowledge of SV/UVM is a must. Should have developed UVM/SV components like driver/monitor/scoreboard, Individual contributor role Exposure to protocols like AMBA, Serial protocols, PCIe, EthernetQualifications 6 to 8 years of DV experience...