
DV Engineer(GLS)
20 hours ago
Location: BangaloreExperience: 5 to 7yrsJob Description:- Total experience (5 -7 years) with SOC GLS experience of minimum 3+ years - Hands on experience in GLS (Zero Delay, SDF, PAGLS) - Excellent debugging skills and fixing issues - Knowledge in SV/UVM and test bench flow - Good experience in EDA tools such as Synopsys Verdi, Cadence NC Sim. - Understanding of SOC Architecture
-
DV Engineer(GLS)
1 week ago
New Delhi, India Capgemini Engineering Full timeLocation:Bangalore Experience:5 to 7yrsJob Description:Total experience (5 -7 years) with SOC GLS experience of minimum 3+ years Hands on experience in GLS (Zero Delay, SDF, PAGLS) Excellent debugging skills and fixing issues Knowledge in SV/UVM and test bench flow Good experience in EDA tools such as Synopsys Verdi, Cadence NC Sim. Understanding of SOC...
-
Senior DV Engineer
15 hours ago
New Delhi, India L&T Technology Services Full timeLTTS is hiring for Design Verification Engineers with 5+ Years of experience.Job Location : Bangalore, IndiaDetailed JD is as below ::Job Description DV Positions:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-stem/SoC level verificationDevelop functional tests based on verification test planDrive Design...
-
Staff DV Methodology Engineer
3 weeks ago
Delhi, India Mulya Technologies Full timeStaff DV Methodology EngineerWe are a US based Stealth mode Start-uplocation: Hyderabad / Bangalore / Remote ( any where in India )We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivityOur breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Staff DV Methodology Engineer
3 weeks ago
Delhi, India Mulya Technologies Full timeStaff DV Methodology EngineerWe are a US based Stealth mode Start-uplocation: Hyderabad / Bangalore / Remote ( any where in India )We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivityOur breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
“Design Verification Engineer – RTL, UVM, Power
3 weeks ago
Delhi, India ACL Digital Full timeExciting Opportunities: Design Verification Engineers We are hiring experienced DV engineers for multiple challenging roles in Power, DSP Subsystem, and Debug Subsystem Verification . If you are passionate about RTL verification, SoC/IP-level DV, and cutting-edge semiconductor projects, these opportunities are for you! JD 1: End-to-End Power...
-
Staff Gen AI DV Methodology Engineer
3 weeks ago
Delhi, India Mulya Technologies Full timeStaff Gen AI DV Methodology EngineerWe are a US based Stealth mode Start-uplocation: Hyderabad / Bangalore / Remote ( any where in India )We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivityOur breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Staff Gen AI DV Methodology Engineer
3 weeks ago
Delhi, India Mulya Technologies Full timeStaff Gen AI DV Methodology EngineerWe are a US based Stealth mode Start-uplocation: Hyderabad / Bangalore / Remote ( any where in India )We unify the processes used in Semiconductor and Hardware Systems design - thus reducing bugs, improving efficiency and productivityOur breakthrough technology has drawn investment from Silicon Valley’s boldest VCs and...
-
Design Verification Engineer
19 hours ago
New Delhi, India Canvendor Full time#Urgent_Opening_for_Canvendor#Hiring: DV Engineer (4-10 Years Experience) |Bangalore| Immediate Joiners PreferredLocation: Chennai, IndiaExperience: 4-10 YearsNotice period: Immediate to 30daysMandatory: IP/SS verification of complex blocks (CPU SS), Fabric/NOC/Interconnect blocks, AMBA, SV, UVM#Key_Requirements:IP Verification-Experience in executing IP/SS...
-
AMS /MSV Verification Lead
1 week ago
New Delhi, India Texas Instruments Full timeAbout the JobAre you looking for a career at one of the leading semiconductor companies in the world? Texas Instruments (TI) is looking for anAnalog Mixed Signal Design Verification Engineerto join the team of enthusiastic engineers who develops highly complex mixed signal devices for audio applications with industry leading performance.These audio products...
-
RTL Design Engineer
20 hours ago
New Delhi, India ACL Digital Full timeJob Title: RTL Design Engineers Exp Level: 2-3 yrs Loctaion: HyderabadJob Description:Seeking a motivatedRTL Design Engineerto develop, integrate, and verify digital logic usingVerilog/SystemVerilog . Responsibilities includeASIC/SoC IP integration , linting, synthesis, and working closely with verification teams. Requiresstrong fundamentals in digital...